

DEPARTAMENTO DE SISTEMAS INFORMÁTICOS Y COMPUTACIÓN
UNIVERSIDAD POLITÉCNICA DE VALENCIA

P.O. Box: 22012 E-46071 Valencia (SPAIN)



Informe Técnico / Technical Report

Ref. No.:	DSIC-II/01/10	Pages:	41
Title:	A Semantics to Generate the Context-sensitive Synchronized Control-Flow Graph (extended)		
Author(s):	M. Llorens, J. Oliver, J. Silva and S. Tamarit		
Date:	January, 2010		
Keywords:	Concurrent Programming, Semantics, CSP, CSCFG		

Vº Bº
Leader of research Group

Author(s)

A Semantics to Generate the Context-sensitive Synchronized Control-Flow Graph (extended)*

Marisa Llorens, Javier Oliver, Josep Silva, and Salvador Tamarit

Universidad Politécnica de Valencia, Camino de Vera S/N, E-46022 Valencia, Spain
{mllorens,fjoliver,jsilva,stamarit}@dsic.upv.es

Abstract. ProB is an automated analysis tool set that allows the animation and verification of complex systems specified with the CSP language. This tool has been successfully applied in different industrial projects for the verification of systems with many concurrent and synchronized components. However, the cost of the analyses performed by ProB is usually very high, and sometimes prohibitive, due to the complexity imposed by the non-deterministic execution order of processes and to the restrictions imposed on this order by synchronizations. To overcome this problem, there has been a recent proposal that allows to statically simplify a specification before the analyses. This simplification allows to drastically reduce the time needed by ProB's analyses. Unfortunately, the approach has been implemented but it has not been formalized neither proved correct. In this paper, we formally define the data structures needed to automatically simplify a CSP specification and we define an algorithm able to automatically generate these data structures. The algorithm has been proved correct and its implementation for ProB is publicly available.

1 Introduction

The *Communicating Sequential Processes* (CSP) [2, 11] language allows us to specify complex systems with multiple interacting processes. The study and transformation of such systems often implies different analyses (e.g., deadlock analysis [4], reliability analysis [3], refinement checking [10], etc.) which are often based on a data structure able to represent all computations of a specification.

Recently, a new data structure called *Context-sensitive Synchronized Control-Flow Graph* (CSCFG) has been defined [6]. This data structure is a graph that allows us to finitely represent possibly infinite computations, and it is particularly interesting because it takes into account the context of process calls, and thus it allows us to produce analyses that are very precise. In particular, some analyses (see, e.g., [7, 8]) use the CSCFG to simplify a specification with respect

* This work has been partially supported by the Spanish *Ministerio de Ciencia e Innovación* under grant TIN2008-06622-C03-02, by the *Generalitat Valenciana* under grant ACOMP/2009/017, and by the *Universidad Politécnica de Valencia* (Programs PAID-05-08 and PAID-06-08). Salvador Tamarit was partially supported by the Spanish MICINN under FPI grant BES-2009-015019.

to some term by discarding those parts of the specification that cannot be executed before the term and thus they cannot influence it. This simplification is automatic and thus it is very useful as a preprocessing stage of other analyses.

However, computing the CSCFG is a complex task due to the non-deterministic execution of processes, due to deadlocks, due to non-terminating processes and mainly due to synchronizations. This is the reason why there does not exist any correctness result which formally relates the CSCFG of a specification to its execution. This result is needed because it would allow us to prove important properties (such as correctness and completeness) of the techniques based on the CSCFG.

In this work, we instrument the CSP standard semantics (Chapter 7 in [11]) in such a way that the execution of the instrumented semantics produces as a side-effect the portion of the CSCFG which is associated to the performed computation. Then, we define an algorithm which uses the semantics to build the complete CSCFG associated to a CSP specification. This algorithm executes the semantics several times to explore all possible computations of the specification. Each computation produces a part of the CSCFG, and finally, the algorithm joins all the parts so that a complete CSCFG is produced.

The rest of the paper has been organized as follows. Section 2 recalls CSP syntax and presents its standard operational semantics as defined by A.W. Roscoe [11]. Section 3 introduces some notation that will be used along the paper and it formally defines the CSCFG. Section 4 presents an algorithm able to generate the CSCFG associated to a CSP specification. To obtain the CSCFG, the algorithm uses an instrumentation of the standard operational semantics of CSP which is also introduced in this section. In Section 5, two theorems are proved that ensure that the algorithm is correct and terminating. Finally, Section 6 concludes.

2 The syntax and semantics of CSP

In order to make the paper self-contained, this section recalls CSP's syntax and semantics.

Figure 1 summarizes the syntax constructions used in CSP specifications. A *specification* is a finite collection of definitions. The left-hand side of each definition is the name of a different process, which is defined in the right-hand side (abbrev. *rhs*) by means of an expression that can be a call to another process or a combination of the following operators:

Prefixing It specifies that event a must happen before process P .

Input It is used to receive a message from another process. Message a is received through channel b ; then P is executed.

Output It is analogous to the input, but this is used to send messages. Message a is sent through channel b ; then process P is executed.

Internal choice The system (e.g., non-deterministically) chooses to execute one of the two processes P or Q .

<i>Domains</i>	
$M, N \dots \in \mathcal{N}$	(Process names)
$P, Q \dots \in \mathcal{P}$	(Processes)
$a, b \dots \in \Sigma$	(Events)
$S ::= D_1 \dots D_m$	(Entire specification)
$D ::= N = P$	(Process definition)
$P ::= M$	(Process call)
$a \rightarrow P$	(Prefixing)
$a?b \rightarrow P$	(Input)
$a!b \rightarrow P$	(Output)
$P \sqcap Q$	(Internal choice)
$P \square Q$	(External choice)
$P \parallel Q$	(Synchronized parallelism) $X \subseteq \Sigma$
$P \overset{X}{\parallel} Q$	(Interleaving)
$P ; Q$	(Sequential composition)
$P \setminus X$	(Hiding) $X \subseteq \Sigma$
$P[f]$	(Renaming) $f : \Sigma \rightarrow \Sigma$
$SKIP$	(Skip)
$STOP$	(Stop)

Fig. 1. Syntax of CSP specifications

External choice It is identic to internal choice but the choice comes from outside the system (e.g., the user).

Synchronized parallelism Both processes are executed in parallel with a set X of synchronized events. In absence of synchronizations both processes can execute in any order. Whenever a synchronized event $a \in X$ happens in one of the processes it must also happen in the other at the same time. Whenever the set of synchronized events is not specified, it is assumed that processes are synchronized in all common events. A particular case of parallel execution is *interleaving* where no synchronizations exist (i.e., $X = \emptyset$).

Interleaving Both expressions are executed in parallel and independently.

Sequential composition It specifies a sequence of two processes. When the first (successfully) finishes, the second starts.

Hiding Process P is executed with a set of hidden events $X \subseteq \Sigma$. Hidden events are not observable from outside the process, and thus, they cannot synchronize with other processes.

Renaming Process P is executed with a set of renamed events specified with the mapping f . An event a renamed as b behaves internally as a but it is observable as b from outside the process.

Skip It finishes the current process. It allows us to continue the next sequential process.

Stop Synonym of deadlock: It finishes the current process.

(Process Call)	(Prefixing)
$\frac{}{N \xrightarrow{\tau} rhs(N)}$	$\frac{}{(a \rightarrow P) \xrightarrow{a} P}$
(Internal Choice 1)	(Internal Choice 2)
$\frac{}{(P \sqcap Q) \xrightarrow{\tau} P}$	$\frac{}{(P \sqcap Q) \xrightarrow{\tau} Q}$
(External Choice 1)	(External Choice 2)
$\frac{P \xrightarrow{\tau} P'}{(P \sqcap Q) \xrightarrow{\tau} (P' \sqcap Q)}$	$\frac{Q \xrightarrow{\tau} Q'}{(P \sqcap Q) \xrightarrow{\tau} (P \sqcap Q')}$
(External Choice 3)	(External Choice 4)
$\frac{P \xrightarrow{e} P'}{(P \sqcap Q) \xrightarrow{e} P'} \quad e \in \Sigma$	$\frac{Q \xrightarrow{e} Q'}{(P \sqcap Q) \xrightarrow{e} Q'} \quad e \in \Sigma$
(Synchronized Parallelism 1)	(Synchronized Parallelism 2)
$\frac{P \xrightarrow{e} P'}{(P \parallel_X Q) \xrightarrow{e} (P' \parallel_X Q)} \quad e \in \Sigma^\tau \setminus X$	$\frac{Q \xrightarrow{e} Q'}{(P \parallel_X Q) \xrightarrow{e} (P \parallel_X Q')} \quad e \in \Sigma^\tau \setminus X$
(Synchronized Parallelism 3)	(Synchronized Parallelism 4)
$\frac{P \xrightarrow{e} P' \quad Q \xrightarrow{e} Q'}{(P \parallel_X Q) \xrightarrow{e} (P' \parallel_X Q')} \quad e \in X$	$\frac{}{(\Omega \parallel_X \Omega) \xrightarrow{\tau} \Omega}$
(Sequential Composition 1)	(Sequential Composition 2)
$\frac{P \xrightarrow{e} P'}{(P; Q) \xrightarrow{e} (P'; Q)} \quad e \in \Sigma^\tau$	$\frac{P \xrightarrow{\tau} \Omega}{(P; Q) \xrightarrow{\tau} Q}$
(Hiding 1)	(Hiding 2)
$\frac{P \xrightarrow{e} P'}{(P \setminus B) \xrightarrow{\tau} (P' \setminus B)} \quad e \in B$	$\frac{P \xrightarrow{v} P'}{(P \setminus B) \xrightarrow{v} (P' \setminus B)}$
(Hiding 3)	$(v = a \wedge a \notin B) \vee (v = \tau)$
$\frac{P \xrightarrow{\tau} \Omega}{(P \setminus B) \xrightarrow{\tau} \Omega}$	
(Renaming 1)	(Renaming 2)
$\frac{P \xrightarrow{v'} P'}{(P[R]) \xrightarrow{v} (P'[R])}$	$\frac{P \xrightarrow{\tau} \Omega}{(P[R]) \xrightarrow{\tau} \Omega}$
$v = b \wedge v' = a \wedge a R b$ $\vee v = v' = \tau$	
(SKIP)	
$\frac{}{SKIP \xrightarrow{\tau} \Omega}$	

Fig. 2. CSP's operational semantics

We now recall the standard operational semantics of CSP as defined by Roscoe [11]. It is presented in Fig. 2 as a logical inference system. A *state*

of the semantics is a process to be evaluated called the *control*. In the following, wlog we assume that the system starts with an initial state **MAIN**, and the rules of the semantics are used to infer how this state evolves. When no rules can be applied to the current state, the computation finishes. The rules of the semantics change the states of the computation due to the occurrence of events. The set of possible events is $\Sigma^\tau = \Sigma \cup \{\tau\}$. Events in Σ are visible from the external environment, and can only happen with its co-operation (e.g., actions of the user). Event τ is an internal event that cannot be observed from outside the system and it happens automatically as defined by the semantics.

In order to perform computations, we construct an initial state (e.g., **MAIN**) and (non-deterministically) apply the rules of Fig. 2. The intuitive meaning of each rule is the following:

- (Process Call) The call to process N is unfolded and its right-hand side is added to the control.
- (Prefixing) When event a occurs, process P is added to the control. This rule is used both for prefixing and communication operators (input and output). Given a communication expression, either $a?b \rightarrow P$ or $a!b \rightarrow P$, this rule treats the expression as a prefixing except for the fact that the set of b 's appearing in P is replaced by the communicated events.
- (SKIP) After **SKIP**, the only possible event is \checkmark , which denotes the successful termination of the (sub)computation with the special symbol Ω . There is no rule for Ω (neither for **STOP**), hence, this (sub)computation has finished.
- (Internal Choice 1 and 2) The system, with the occurrence of the internal event τ , (non-deterministically) selects one of the two processes P or Q which is added to the control.
- (External Choice 1, 2, 3 and 4) The occurrence of τ develops one of the branches. The occurrence of an event $e \in \Sigma$ is used to select one of the two processes P or Q and the control changes according to the event.
- (Sequential Composition 1) In $P;Q$, P can evolve to P' with any event except \checkmark . Hence, the control becomes $P';Q$.
- (Sequential Composition 2) When P finishes (with event \checkmark), Q starts. Note that \checkmark is hidden from outside the whole process becoming τ .
- (Synchronized Parallelism 1 and 2) When a non-synchronized event happens, one of the two processes P or Q evolves accordingly.
- (Synchronized Parallelism 3) When a synchronized event ($a \in X$) happens, it is required that both processes synchronize; P and Q are executed at the same time and the control becomes $P' \parallel^X Q'$.
- (Synchronized Parallelism 4) When both processes have successfully terminated the control becomes Ω , performing \checkmark .
- (Sequential Composition 1) In $P;Q$, P can evolve to P' with any event except \checkmark . Hence, the control becomes $P';Q$.
- (Sequential Composition 2) When P finishes (with event \checkmark), Q starts. Note that \checkmark is hidden from outside the whole process becoming τ .
- (Hiding 1) When event $a \in B$ occurs in P , it is hidden, and thus changed to τ so that it is not observable from outside P .

- (Hiding 2 and Hiding 3) P can normally evolve (using rule 2) until it is finished (\checkmark happens). When P finishes, the control becomes Ω .
- (Renaming 1 and 2) Whenever a renamed event a happens in P , it is renamed to b so that, externally, only b is visible. Renaming has no effect on either τ or \checkmark events.

3 Context-sensitive Synchronized Control-Flow Graphs

A CSCFG [6, 8] is a data structure able to finitely represent all possible (often infinite) computations of a CSP specification. This data structure is particularly useful to simplify a CSP specification before its static analysis. The simplification of industrial CSP specifications allows to drastically reduce the time needed to perform expensive analyses such as model checking. Algorithms to construct CSCFGs have been implemented [7] and integrated into the most advanced CSP environment ProB [5]. In this section we present a formalization of the CSCFG which directly relates the graph construction with the control-flow of the computations it represents.

A CSCFG is formed by the sequence of expressions that are evaluated during an execution. These expressions are conveniently connected to form a graph. In addition, the source position (in the specification) of each literal is also included in the CSCFG. This is very useful because it provides the CSCFG with the ability to determine what parts of the source code have been executed and in what order. The inclusion of source positions in the CSCFG implies an additional level of complexity in the semantics, but the benefits of providing the CSCFG with this additional information are clear and, for some applications, essential. Therefore, we use labels (that we call *specification positions*) to identify each literal in a specification (e.g., events, operators and process names). Formally,

Definition 1. (*Specification position*) A specification position is a pair (N, w) where $N \in \mathcal{N}$ and w is a sequence of natural numbers (we use Λ to denote the empty sequence). We let $\text{Pos}(P)$ denote the specification position of a CSP process P . Each process definition $N = P$ of a CSP specification is labeled with specification positions with the call $\text{AddSpPos}(P, (N, \Lambda))$; where function AddSpPos is defined as follows:

$$\text{AddSpPos}(P, (N, w)) = \begin{cases} P_{(N, w)} & \text{if } P \in \mathcal{N} \\ \text{SKIP}_{(N, w)} & \text{if } P = \text{SKIP} \\ \text{STOP}_{(N, w)} & \text{if } P = \text{STOP} \\ a_{(N, w.1)} \rightarrow_{(N, w)} \text{AddSpPos}(Q, (N, w.2)) & \text{if } P = a \rightarrow Q \\ \text{AddSpPos}(Q, (N, w.1)) \text{ op} & \text{if } P = Q \text{ op} \quad \forall \text{ op} \in \{\backslash, \parallel\} \\ \text{AddSpPos}(Q, (N, w.1)) \text{ op}_{(N, w)} \text{AddSpPos}(R, (N, w.2)) & \text{if } P = Q \text{ op} R \quad \forall \text{ op} \in \{\square, \square\!\!, \parallel\!\!, \parallel\!\!\!, ;\} \end{cases}$$

We refer to a CSP process P with the specification position of its root, i.e., $\text{Pos}(a \rightarrow Q) = \text{Pos}(\rightarrow)$ and $\text{Pos}(Q \text{ op } R) = \text{Pos}(\text{op}) \forall \text{op} \in \{\sqcap, \square, ||, |||, ;\}$. We often use $\text{Pos}(\mathcal{S})$ to denote a set containing all positions in a specification \mathcal{S} .

Example 1. Consider the following CSP specification where literals are labeled with its associated specification positions (in grey color) so that labels are unique:

$$\begin{aligned} \text{MAIN} &= (\mathbf{a}_{(\text{MAIN},1.1)} \rightarrow_{(\text{MAIN},1)} \text{STOP}_{(\text{MAIN},1.2)}) \parallel_{\{\mathbf{a}\}} (\text{MAIN}, \Lambda) \\ &(\mathbf{P}_{(\text{MAIN},2.1)} \square_{(\text{MAIN},2)} (\mathbf{a}_{(\text{MAIN},2.2.1)} \rightarrow_{(\text{MAIN},2.2)} \text{STOP}_{(\text{MAIN},2.2.2)})) \\ \mathbf{P} &= \mathbf{b}_{(\mathbf{P},1)} \rightarrow_{(\mathbf{P},\Lambda)} \text{STOP}_{(\mathbf{P},2)} \end{aligned}$$

Note that the specification positions of each process can be viewed as a tree whose root is Λ . We often use indistinguishably an expression and its associated specification position, when it is clear from the context (e.g., in Example 1 we will refer to $(\mathbf{P}, 1)$ as \mathbf{b}).

In order to introduce the definition of CSCFG, we need first to define the concepts of *control-flow*, *path* and *context*.

Definition 2. (*Control-flow*) Given a CSP specification \mathcal{S} , the control-flow is a transitive relation between the specification positions of \mathcal{S} . Given two specification positions α, β in \mathcal{S} , we say that the control of α can pass to β iff

- i) $\alpha = N \wedge \beta = \text{first}((N, \Lambda))$ with $N = \text{rhs}(N) \in \mathcal{S}$
- ii) $\alpha \in \{\sqcap, \square, ||\} \wedge \beta \in \{\text{first}(\alpha.1), \text{first}(\alpha.2)\}$
- iii) $\alpha \in \{\rightarrow, ;\} \wedge \beta = \text{first}(\alpha.2)$
- iv) $\alpha = \beta.1 \wedge \beta = \rightarrow$
- v) $\alpha \in \text{last}(\beta.1) \wedge \beta = ;$
- vi) $\alpha \in \{\backslash, |||\} \wedge \beta = \text{first}(\alpha.1)$

where $\text{first}(\alpha)$ is defined as follows:

$$\text{first}(\alpha) = \begin{cases} \alpha.1 & \text{if } \alpha = \rightarrow \\ \text{first}(\alpha.1) & \text{if } \alpha = ; \\ \alpha & \text{otherwise} \end{cases}$$

and where $\text{last}(\alpha)$ is the set of all possible termination points of the subprocess denoted by α :

$$\text{last}(\alpha) = \begin{cases} \{\alpha\} & \text{if } \alpha = \text{SKIP} \\ \emptyset & \text{if } \alpha = \text{STOP} \vee \\ & (\alpha \in \{|||\} \wedge (\text{last}(\alpha.1) = \emptyset \vee \text{last}(\alpha.2) = \emptyset)) \\ \text{last}(\alpha.1) \cup \text{last}(\alpha.2) & \text{if } \alpha \in \{\sqcap, \square\} \vee \\ & (\alpha \in \{|||\} \wedge \text{last}(\alpha.1) \neq \emptyset \wedge \text{last}(\alpha.2) \neq \emptyset) \\ \text{last}(\alpha.2) & \text{if } \alpha \in \{\rightarrow, ;\} \\ \text{last}((N, \Lambda)) & \text{if } \alpha = N \end{cases}$$

We say that a specification position α is executable in \mathcal{S} iff the control can pass from the initial state (i.e., MAIN) to α .

For instance, in Example 1, the control can pass from (MAIN, 2.1) to (P, 1) due to rule i), from (MAIN, 2) to (MAIN, 2.1) and (MAIN, 2.2.1) due to rule ii), from (MAIN, 2.2.1) to (MAIN, 2.2) due to rule iii), and from (MAIN, 2.2) to (MAIN, 2.2.2) due to rule iv).

As we will work with graphs whose nodes are labeled with positions, we use $l(n)$ to refer to the label of node n .

Definition 3. (*Path*) Given a labeled graph $\mathcal{G} = (N, E)$, a path between two nodes $n_1, m \in N$, $\text{Path}(n_1, m)$, is a sequence n_1, \dots, n_k such that $n_k \mapsto m \in E$ and for all $1 \leq i < k$ we have $n_i \mapsto n_{i+1} \in E$. The path is loop-free if for all $i \neq j$ we have $n_i \neq n_j$.

Definition 4. (*Context*) Given a labeled graph $\mathcal{G} = (N, E)$ and a node $n \in N$, the context of n , $\text{Con}(n) = \{m \mid l(m) = M \text{ with } (M = P) \in \mathcal{S} \text{ and exists a loop-free path } m \mapsto^* n \text{ with } \text{last}(m) \notin \pi\}$.

Intuitively speaking, the context of a node represents the set of processes in which a particular node is being executed. This is represented by the set of process calls in the computation that were done before the specified node. For instance, the CSCFG associated to the specification in Example 1 is shown in Fig. 3. In this graph we have that $\text{Con}(4) = \{0, 3\}$, i.e., **b** is being executed after having called processes **MAIN** and **P**. Note that focussing on a process call node we can use the context to identify loops; i.e., we have a loop whenever $n \in \text{Con}(m)$ with $l(n) = l(m) = M$.

Definition 5. (*Context-sensitive Synchronized Control-Flow Graph*) Given a CSP specification \mathcal{S} , its Context-sensitive Synchronized Control-Flow Graph (CSCFG) is a labeled directed graph $\mathcal{G} = (N, E_c, E_l, E_s)$ where N is a set of nodes such that $\forall n \in N. l(n) \in \text{Pos}(\mathcal{S})$ and $l(n)$ is executable in \mathcal{S} ; and edges are divided into three groups: control-flow edges (E_c), loop edges (E_l) and synchronization edges (E_s).

- E_c is a set of one-way edges (denoted with \mapsto) representing the possible control-flow between two nodes. Control edges do not form loops. The root of the tree formed by E_c is the position of the initial call to **MAIN**.
- E_l is a set of one-way edges (denoted with \rightsquigarrow) such that $(n_1 \rightsquigarrow n_2) \in E_l$ iff $l(n_1)$ and $l(n_2)$ are (possibly different) process calls that refer to the same process $M \in \mathcal{N}$ and $n_2 \in \text{Con}(n_1)$.
- E_s is a set of two-way edges (denoted with \leftrightarrow) representing the possible synchronization of two (event) nodes.

Given a CSCFG, every node labeled (M, Λ) has one and only one incoming edge in E_c ; and every process call node has one and only one outgoing edge which belongs to either E_c or E_l .

Example 2. Consider again the specification of Example 1 and its associated CSCFG shown in Fig. 3. For the time being, the reader can ignore the numbering




Fig. 3. CSCFG associated to the specification of Example 1

and color of the nodes; they will be explained in Section 4. Each process call is connected to a subgraph which contains the right-hand side of the called process. For convenience, in this example there are no loop edges; there are control-flow edges and one synchronization edge between nodes (MAIN, 2.2.1) and (MAIN, 1.1) representing the synchronization of event **a**.

Note that the CSCFG shows the exact expressions that have been evaluated with an explicit causality relation; and, in addition, it shows the specification positions that have been evaluated and in what order. Therefore, it is not only useful as a program comprehension tool, but it can be used for program simplification. For instance, with a simple backwards traversal from **a**, the CSCFG of Fig. 3 reveals that the only part of the code that can be executed before **a** is the black part:

$$\begin{aligned} \text{MAIN} &= (\mathbf{a} \rightarrow \text{STOP}) \parallel (\mathbf{P} \square (\mathbf{a} \rightarrow \text{STOP})) \\ &\quad \{ \mathbf{a} \} \\ \text{P} &= \mathbf{b} \rightarrow \text{STOP} \end{aligned}$$

Hence, the specification can be significantly simplified for those analyses focussing on the occurrence of event **a**.

4 An algorithm to generate the CSCFG

This section introduces an algorithm able to generate the CSCFG associated to a CSP specification. The algorithm uses an instrumented operational semantics

of CSP which (i) generates as a side-effect the CSCFG associated to the computation performed with the semantics; (ii) it controls that no infinite loops are executed; and (iii) it ensures that the execution is deterministic.

Algorithm 1 controls that the semantics is executed repeatedly in order to deterministically execute all possible computations—of the original (non-deterministic) specification—and then, it joins all the graphs produced for each computation in order to construct a complete CSCFG for the whole specification. The key point of the algorithm is the use of a stack that records the actions that can be performed by the semantics. In particular, the stack contains tuples of the form $(rule, rules)$ where $rule$ indicates the rule that must be selected by the semantics in the next execution step, and $rules$ is a set with the other possible rules that can be selected. The algorithm uses the stack to prepare each execution of the semantics indicating the rules that must be applied at each step. For this, function **UpdStack** is used; it basically avoids to repeat the same computation with the semantics. When the semantics finishes, the algorithm adds to G the set of synchronizations occurred (those in ζ), and it prepares a new execution of the semantics with an updated stack. This is repeated until all possible computations are explored (i.e., until the stack is empty).

The standard operational semantics of CSP [11] can be non-terminating due to infinite computations. However, the CSCFG is finite, and thus, we must ensure that the algorithm to compute it always terminates. Therefore, the instrumentation of the semantics incorporates a loop-checking mechanism to ensure termination.

Algorithm 1 General Algorithm

Build the initial state of the semantics:

$state = (MAIN_{(MAIN,0)}, \emptyset, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset)$

repeat

repeat

 Run the rules of the semantics with the state $state$

until no more rules can be applied

 Get the new state $state = (-, G, -, (\emptyset, S_0), -, \zeta)$

$\forall (m \leftrightarrow n) \in \zeta. G[m \leftrightarrow n]$

$state = (MAIN_{(MAIN,0)}, G, \bullet, (UpdStack(S_0), \emptyset), \emptyset, \emptyset)$

until $UpdStack(S_0) = \emptyset$

return G

where function **UpdStack** is defined as follows:

$$UpdStack(S) = \begin{cases} (rule, rules \setminus \{rule\}) : S' & \text{if } S = (-, rules) : S' \\ & \text{and } rule \in rules \\ UpdStack(S') & \text{if } S = (-, \emptyset) : S' \\ \emptyset & \text{if } S = \emptyset \end{cases}$$

The instrumented semantics used by Algorithm 1 is shown in Fig. 5. It is an operational semantics where we assume that every literal in the specification has been labeled with its specification position (denoted by a subscript, e.g.,

P_α). In this semantics, a *state* is a tuple $(P, G, m, (S, S_0), \Delta, \zeta)$, where P is the process to be evaluated (the *control*), G is a directed graph (i.e., the CSCFG constructed so far), m is a numeric reference to the current node in G , (S, S_0) is a tuple with two stacks (where the empty stack is denoted by \emptyset) that contains the rules to apply and the rules applied so far, Δ is a set of references used to draw synchronizations in G and ζ is a set which contains the synchronizations performed in each execution of the semantics, and it is used to detect loops. The basic idea of the graph construction is to record the current control with a fresh reference¹ n by connecting it to its parent m . We use the notation $G[n \xrightarrow{m} \alpha]$ either to introduce a node in G or as a condition on G (i.e., G contains node n). This node has reference n , is labeled with specification position α and its parent is m . The edge introduced can be a control, a synchronization or a loop edge. This notation is very convenient because it allows to add nodes to G , but also to extract information from G . For instance, $G[3 \xrightarrow{m} \alpha]$ allows to know the parent of node 3 (the value of m), and the specification position of node 3 (the value of α).

Note that the initial state for the semantics used by Algorithm 1 has $\text{MAIN}_{(\text{MAIN}, 0)}$ in the control. This initial call to **MAIN** does not appear in the specification, thus we label it with a special specification position $(\text{MAIN}, 0)$ which is the root of the CSCFG (see Fig. 3). Note that we use \bullet as a reference in the initial state. The first node added to the CSCFG (i.e., the root) will have parent reference \bullet . Therefore, here \bullet denotes the empty reference because the root of the CSCFG has no parent.

An explanation for each rule of the semantics follows:

(Process Call) The called process N is unfolded, node n (a fresh reference) is added to the graph with specification position α and parent m . In the new state, n represents the current reference. The new expression in the control is P' , computed with function **LoopCheck** which is used to prevent infinite unfolding and is defined below. No event can synchronize in this rule, thus Δ is empty and ζ does not change.

$$\text{LoopCheck}(N, n, G) = \begin{cases} (\odot_s (rhs(N)), G[n \rightsquigarrow s]) & \text{if } \exists s . s \xrightarrow{t} N \in G \\ & \wedge s \in \text{Path}(0, n) \\ (rhs(N), G) & \text{otherwise} \end{cases}$$

Function **LoopCheck** checks whether the process call in the control has not been already executed (if so, we are in a loop). When a loop is detected, the right-hand side of the called process is labeled with a special symbol \odot_s and a loop edge between nodes n and s is added to the graph. The loop symbol \odot is labeled with the position s of the process call of the loop. This label is later used by rule (Synchronized Parallelism 4) to decide whether the process must be stopped. It is also used to know what is the reference of the process' node if it is unfolded again.

(Prefixing) This rule adds nodes n (the prefix) and o (the prefixing operator) to the graph. In the new state, o becomes the current reference. The new control

¹ We assume that fresh references are numeric and generated incrementally.

(Process Call)	
$(N_\alpha, G, m, (S, S_0), \neg, \zeta) \xrightarrow{\tau} (P', G'[n \xrightarrow{m} \alpha], n, (S, S_0), \emptyset, \zeta)$	
$(P', G') = \text{LoopCheck}(N, n, G)$	
(Prefixing)	
$(a_\alpha \rightarrow_\beta P, G, m, (S, S_0), \neg, \zeta) \xrightarrow{a} (P, G[n \xrightarrow{m} \alpha, o \xrightarrow{\beta} \beta], o, (S, S_0), \{n\}, \zeta)$	
(Choice)	
$(P \sqcap_\alpha Q, G, m, (S, S_0), \neg, \zeta) \xrightarrow{\tau} (P', G[n \xrightarrow{m} \alpha], n, (S', S'_0), \emptyset, \zeta)$	
$(P', (S', S'_0)) = \text{SelectBranch}(P \sqcap_\alpha Q, (S, S_0))$	
(Synchronized Parallelism 1)	
$(P1 \parallel_{(\alpha, n_1, n_2, \tau)} P2, G, m, (S', (SP1, rules) : S_0), \neg, \zeta) \xrightarrow{e} (P', G'', n'', (S'', S'_0), \Delta, \zeta')$	$e \in \Sigma^\tau \setminus X$
$(G', n') = \text{InitBranch}(G, n_1, m, \alpha)$	
(Synchronized Parallelism 2)	
$(P2, G', n', (S', (SP2, rules) : S_0), \neg, \zeta) \xrightarrow{e} (P', G'', n'', (S'', S'_0), \Delta, \zeta')$	$e \in \Sigma^\tau \setminus X$
$(G', n') = \text{InitBranch}(G, n_2, m, \alpha)$	
(Synchronized Parallelism 3)	
$(P1 \parallel_{(\alpha, n_1, n_2, \tau)} P2, G, m, (S' : (SP3, rules), S_0), \neg, \zeta) \xrightarrow{e} (P', G'', m, (S''', S'_0'), \Delta_1 \cup \Delta_2, \zeta'') \cup \{s_1 \leftrightarrow s_2 \mid s_1 \in \Delta_1 \wedge s_2 \in \Delta_2\}$	$e \in X$
$(G'_1, n'_1) = \text{InitBranch}(G, n_1, m, \alpha) \wedge \text{Left} = (P1, G'_1, n'_1, (S', (SP3, rules) : S_0), \neg, \zeta) \xrightarrow{e} (P1', G'', n'', (S'', S'_0'), \Delta_1, \zeta') \wedge$	
$(G'_2, n'_2) = \text{InitBranch}(G'_1, n_2, m, \alpha) \wedge \text{Right} = (P2, G'_2, n'_2, (S'', S'_0'), \neg, \zeta') \xrightarrow{e} (P2', G'', n'', (S'', S'_0'), \Delta_2, \zeta'') \wedge$	
$P' = \begin{cases} \text{Unloop}(P1' \parallel_{(\alpha, n'_1, n'_2, \bullet)} P2') & \text{if } \{s_1 \leftrightarrow s_2 \mid s_1 \in \Delta_1 \wedge s_2 \in \Delta_2\} \subseteq \zeta'' \\ P1' \parallel_{(\alpha, n'_1, n'_2, \bullet)} P2' & \text{otherwise} \end{cases}$	

Fig. 4. An instrumented operational semantics that generates the CSCFG

is P . The set Δ is $\{n\}$ to indicate that event a has occurred and it must be

(Synchronized Parallelism 4)	
$(P1 \parallel_X (\alpha, n_1, n_2, \tau) P2, G, m, (S' : (\text{SP4}, \text{rules}), S_0), -, \zeta) \xrightarrow{\tau} (P', G, m, (S'', S'_0), \emptyset, \zeta)$	
$P' = \text{LoopControl}(P1 \parallel_X (\alpha, n_1, n_2, \tau) P2, m)$	
(Synchronized Parallelism 5)	
$(P1 \parallel_X (\alpha, n_1, n_2, \tau) P2, G, m, ([(\text{rule}, \text{rules})], S_0), -, \zeta) \xrightarrow{e} (P, G', m, (S', S'_0), \Delta, \zeta')$	
$(P1 \parallel_X (\alpha, n_1, n_2, \tau) P2, G, m, (\emptyset, S_0), -, \zeta) \xrightarrow{e} (P, G', m, (S', S'_0), \Delta, \zeta')$	$e \in \Sigma^\tau$
$\text{rule} \in \text{AppRules}(P1 \parallel_X P2) \wedge \text{rules} = \text{AppRules}(P1 \parallel_X P2) \setminus \{\text{rule}\}$	
(STOP)	
$(\text{STOP}_\alpha, G, m, (S, S_0), -, \zeta) \xrightarrow{\tau} (\perp, G[n \xrightarrow{m} \alpha], n, (S, S_0), \emptyset, \zeta)$	

Fig. 5. An instrumented operational semantics that generates the CSCFG (cont.)

synchronized when required by (Synchronized Parallelism 3). The set ζ does not change.

(Choice) The only sources of non-determinism are choice operators (different branches can be selected for execution) and parallel operators (different order of branches can be selected for execution). Therefore, every time the semantics executes a choice or a parallelism, they are made deterministic thanks to the information in the stack S . In the case of choices (both internal and external can be treated with a single rule), this rule adds node n to the graph which is labeled with the specification position α and has parent m . In the new state, n becomes the current reference. No event can synchronize in this rule, thus Δ is empty and ζ does not change.

Function **SelectBranch** is used to produce the new control P' and the new tuple of stacks (S', S'_0) , by selecting a branch with the information of the stack. Note that, for simplicity, the lists constructor “:” has been overloaded, and it is also used to build lists of the form $(A : a)$ where A is a list and a is the last element:

$$\text{SelectBranch}(P \sqcap_\alpha Q, (S, S_0)) = \begin{cases} (P, (S', (\text{C1}, \{\text{C2}\}) : S_0)) & \text{if } S = S' : (\text{C1}, \{\text{C2}\}) \\ (Q, (S', (\text{C2}, \emptyset) : S_0)) & \text{if } S = S' : (\text{C2}, \emptyset) \\ (P, (\emptyset, (\text{C1}, \{\text{C2}\}) : S_0)) & \text{otherwise} \end{cases}$$

If the last element of the stack S indicates that the first branch of the choice (C1) must be selected, then P is the new control. If the second branch must be selected (C2), the new control is Q . In any other case the stack is empty, and thus this is the first time that this choice is evaluated. Then, we select the first branch (P is the new control) and we add $(\text{C1}, \{\text{C2}\})$ to the stack S_0 indicating that C1 has been fired, and the remaining option is C2.

For instance, when the CSCFG of Fig. 3 is being constructed and we reach the choice operator (i.e., (MAIN, 2)), then the left branch of the choice is evaluated and $(\text{C1}, \{\text{C2}\})$ is added to the stack to indicate that the left branch has been evaluated. The second time it is evaluated, the stack is updated to $(\text{C2}, \emptyset)$ and the

(Sequential Composition 1)	
$(P, G, m, (S, S_0), \emptyset, \zeta) \xrightarrow{e} (P', G', n, (S', S'_0), \Delta, \zeta)$	$e \in \Sigma^\tau$
$(P; Q, G, m, (S, S_0), \neg, \zeta) \xrightarrow{e} (P'', G', n, (S', S'_0), \Delta, \zeta)$	
$P'' = \circ_\varphi (P'_\circ; Q)$	if $P' = \circ (P'_\circ)$
$P'' = P'; Q$	otherwise
(Sequential Composition 2)	
$(P, G, m, (S, S_0), \emptyset, \zeta) \xrightarrow{\checkmark} (\Omega, G', q, (S, S_0), \emptyset, \zeta)$	
$(P;_\alpha Q, G, m, (S, S_0), \neg, \zeta) \xrightarrow{\tau} (Q, G'[q \xrightarrow{p} \alpha], r, (S, S_0), \emptyset, \zeta)$	
(Hiding 1)	
$(P, G_\Pi, m_\Pi, (S, S_0), \emptyset, \zeta) \xrightarrow{a} (P', G', n, (S, S_0), \neg, \zeta)$	$a \in B$
$(P \setminus_\alpha B, G, m, (S, S_0), \neg, \zeta) \xrightarrow{\tau} (P' \setminus_\bullet B, G', n, (S, S_0), \emptyset, \zeta)$	
(Hiding 2)	
$(P, G_\Pi, m_\Pi, (S, S_0), \emptyset, \zeta) \xrightarrow{e} (P', G', n, (S', S'_0), \Delta, \zeta)$	$e \notin B \wedge e \in \Sigma^\tau$
$(P \setminus_\alpha B, G, m, (S, S_0), \neg, \zeta) \xrightarrow{e} (P'', G', n, (S', S'_0), \Delta, \zeta)$	
$P'' = \circ_\varphi (P'_\circ \setminus_\bullet B)$	if $P' = \circ (P'_\circ)$
$P'' = P' \setminus_\bullet B$	otherwise
(Hiding 3)	
$(P, G_\Pi, m_\Pi, (S, S_0), \emptyset, \zeta) \xrightarrow{\checkmark} (\Omega, G', n, (S, S_0), \emptyset, \zeta)$	where $(G_\Pi, m_\Pi) = \Pi(G, \alpha, m)$
$(P \setminus_\alpha B, G, m, (S, S_0), \neg, \zeta) \xrightarrow{\checkmark} (\Omega, G', n, (S, S_0), \emptyset, \zeta)$	
(Renaming 1)	
$(P, G_\Pi, m_\Pi, (S, S_0), \emptyset, \zeta) \xrightarrow{a \text{ or } \tau} (P', G', n, (S', S'_0), \Delta, \zeta)$	$a R b$
$(P[R]_\alpha, G, m, (S, S_0), \neg, \zeta) \xrightarrow{b \text{ or } \tau} (P'', G', n, (S', S'_0), \Delta, \zeta)$	
$P'' = \circ_\varphi (P'_\circ[R]_\bullet)$	if $P' = \circ (P'_\circ)$
$P'' = P'[R]_\bullet$	otherwise
(Renaming 2)	
$(P, G_\Pi, m_\Pi, (S, S_0), \emptyset, \zeta) \xrightarrow{\checkmark} (\Omega, G', n, (S, S_0), \emptyset, \zeta)$	where $(G_\Pi, m_\Pi) = \Pi(G, \alpha, m)$
$(P[R]_\alpha, G, m, (S, S_0), \neg, \zeta) \xrightarrow{\checkmark} (\Omega, G', n, (S, S_0), \emptyset, \zeta)$	
(SKIP)	
$(SKIP_\alpha, G, m, (S, S_0), \neg, \zeta) \xrightarrow{\checkmark} (\Omega, G[n \xrightarrow{m} \alpha], n, (S, S_0), \emptyset, \zeta)$	

Fig. 6. An instrumented operational semantics that generates the CSCFG (cont.)

right branch is evaluated. Therefore, the selection of branches is predetermined by the stack, thus, Algorithm 1 can decide what branches are evaluated by conveniently handling the information of the stack.

(Synchronized Parallelism 1 and 2) The stack determines what rule to use when a parallelism operator is in the control. If the last element in the stack is SP1, then (Synchronized Parallelism 1) is used. If it is SP2, (Synchronized Parallelism 2) is used.

In a parallelism, both parallel processes can be intertwiningly executed until a synchronized event is found. Therefore, nodes for both processes can be added

interweaved to the graph. Hence, the semantics needs to know in every state the references to be used in both branches. This is done by labeling parallelism operators with a tuple of the form $(\alpha, n_1, n_2, \mathcal{T})$ where α is the specification position of the parallelism operator; n_1 and n_2 are respectively the references of the last node introduced in the left and right branches of the parallelism, and they are initialized to \bullet ; and \mathcal{T} is a node reference used to decide when to unfold a process call (in order to avoid infinite loops), also initialized to \bullet . The sets Δ and ζ are passed down unchanged so that another rule can use them if necessary. These rules develop the branches of the parallelism until they are finished or until they must synchronize. They use function **InitBranch** to introduce the parallelism into the graph the first time it is executed and only if it has not been introduced in a previous computation. For instance, consider the *State 1* of Fig. 8, where the parallelism operator is labeled with $((\text{MAIN}, \Lambda), \bullet, \bullet, \bullet)$. Therefore, it is evaluated for the first time, and thus, when rule (Synchronized Parallelism 2) is applied, node 1 $\xrightarrow{0} (\text{MAIN}, \Lambda)$, which refers to the parallelism operator, is added to G . After executing function **InitBranch**, we get a new graph and a new reference. Its definition is the following:

$$\text{InitBranch}(G, n, m, \alpha) = \begin{cases} (G[o \xrightarrow{m} \alpha], o) & \text{if } n = \bullet \\ (G, n) & \text{otherwise} \end{cases}$$

(Synchronized Parallelism 3) It is applied when the last element in the stack is SP3. It is used to synchronize the parallel processes. In this rule, \mathcal{T} is replaced by \bullet , meaning that a synchronization edge has been drawn and the loops could be unfolded again if it is needed. All the events that have been executed in this step must be synchronized. Therefore, all the events occurred in the subderivations of $P1$ (Δ_1) and $P2$ (Δ_2) are mutually synchronized. In the case that all the synchronizations occurred in the step are already in ζ'' , this rule detects that the parallelism is in a loop; and thus, in the new control the parallelism operator is labeled with \circ and all the other loop labels are removed from it. This is done by a trivial function **Unloop**. The set ζ is only changed by this rule. The rest of the rules has no influence on it, but, contrarily, this rule adds to ζ all the synchronizations that happen with the occurrence of synchronized event e .

(Synchronized Parallelism 4) This rule is applied when the last element in the stack is SP4. It is used when none of the parallel processes can proceed (because they already finished, deadlocked or were labeled with \circ). When a process is labeled as a loop with \circ , it can be unlabeled to unfold it once² in order to allow the other processes to continue. This happens when the looped process is in parallel with other process and the later is waiting to synchronize with the former. In order to perform the synchronization, both processes must continue, thus the loop is unlabeled. Hence, the system must stop only when both parallel processes are marked as a loop. This task is done by function **LoopControl**. It

² Only once because it will be labeled again by rule (Process Call) when the loop is repeated. In Section 4, we present an example with loops where this situation happens.

decides if the branches of the parallelism should be further unfolded or they should be stopped (e.g., due to a deadlock or an infinite loop):

$$\text{LoopControl}(P \parallel_X (\alpha, p, q, \mathcal{T}) Q, m) = \begin{cases} \circlearrowleft_m(P' \parallel_X (\alpha, p_\circ, q_\circ, \bullet) Q'_\circ) & \text{if } P' = \circlearrowleft_{p_\circ}(P'_\circ) \wedge Q' = \circlearrowleft_{q_\circ}(Q'_\circ) \\ \circlearrowleft_m(P' \parallel_X (\alpha, p_\circ, q', \bullet) \perp) & \text{if } P' = \circlearrowleft_{p_\circ}(P'_\circ) \\ & \wedge (Q' = \perp \vee (\mathcal{T} = p_\circ \wedge Q' \neq \circlearrowleft_{\cdot}(\cdot))) \\ P' \parallel_X (\alpha, p_\circ, q', p_\circ) Q' & \text{if } P' = \circlearrowleft_{p_\circ}(P'_\circ) \\ & \wedge Q' \neq \perp \wedge Q' \neq \circlearrowleft_{\cdot}(\cdot) \wedge \mathcal{T} \neq p_\circ \\ \perp & \text{otherwise} \end{cases}$$

where $(P', p', Q', q') \in \{(P, p, Q, q), (Q, q, P, p)\}$.

When one of the branches has been labeled as a loop, there are three options: (i) The other branch is also a loop. In this case, the whole parallelism is marked as a loop labeled with its parent, and \mathcal{T} is put to \bullet . (ii) Either it is a loop that has been unfolded without drawing any synchronization (this is known because \mathcal{T} is equal to the parent of the loop), or the other branch already terminated (i.e., it is \perp). In this case, the parallelism is also marked as a loop, and the other branch is put to \perp (this means that this process has been deadlocked). Also here, \mathcal{T} is put to \bullet . (iii) If we are not in a loop, then we allow the parallelism to proceed by unlabeled the looped branch. In the rest of the cases \perp is returned representing that this is a deadlock, and thus, stopping further computations. (Synchronized Parallelism 5) This rule is used when the stack is empty. It basically analyzes the control and decides what are the applicable rules of the semantics. This is done with function **AppRules** which returns the set of rules R that can be applied to a synchronized parallelism $P \parallel_X Q$:

$$\text{AppRules}(P \parallel_X Q) = \begin{cases} \{\text{SP1}\} & \text{if } \tau \in \text{FstEvs}(P) \\ \{\text{SP2}\} & \text{if } \tau \notin \text{FstEvs}(P) \wedge \tau \in \text{FstEvs}(Q) \\ R & \text{if } \tau \notin \text{FstEvs}(P) \wedge \tau \notin \text{FstEvs}(Q) \\ & \wedge R \neq \emptyset \\ \{\text{SP4}\} & \text{otherwise} \end{cases}$$

where

$$\begin{cases} \text{SP1} \in R & \text{if } \exists e \in \text{FstEvs}(P) \wedge e \notin X \\ \text{SP2} \in R & \text{if } \exists e \in \text{FstEvs}(Q) \wedge e \notin X \\ \text{SP3} \in R & \text{if } \exists e \in \text{FstEvs}(P) \\ & \wedge \exists e \in \text{FstEvs}(Q) \wedge e \in X \end{cases}$$

Essentially, **AppRules** decides what rules are applicable depending on the events that could happen in the next step. These events can be inferred by using function **FstEvs**. In particular, given a process P , function **FstEvs** returns the

set of events that can fire a rule in the semantics using P as the control.

$$\text{FstEvs}(P) = \left\{ \begin{array}{ll} \{a\} & \text{if } P = a \rightarrow Q \\ \emptyset & \text{if } P = \odot Q \vee P = \perp \\ \{\tau\} & \text{if } P = M \vee P = \text{STOP} \vee P = Q \sqcap R \\ & \vee P = (\perp \parallel \perp) \vee P = (\odot Q \parallel \odot R) \\ & \vee P = (\odot Q \parallel \perp) \vee P = (\perp \parallel \odot R) \\ & \vee (P = (\odot Q \parallel R) \wedge \text{FstEvs}(R) \subseteq X) \\ & \vee (P = (Q \parallel \odot R) \wedge \text{FstEvs}(Q) \subseteq X) \\ & \vee (P = Q \parallel R \wedge \text{FstEvs}(Q) \subseteq X \wedge \\ & \quad \text{FstEvs}(R) \subseteq X \wedge \\ & \quad \text{FstEvs}(Q) \cap \text{FstEvs}(R) = \emptyset) \\ E & \text{otherwise, where } P = Q \parallel R \wedge \\ & \quad E = (\text{FstEvs}(Q) \cup \text{FstEvs}(R)) \setminus \{e \mid e \in X \\ & \quad \wedge ((e \in \text{FstEvs}(Q) \wedge e \notin \text{FstEvs}(R)) \\ & \quad \vee (e \notin \text{FstEvs}(Q) \wedge e \in \text{FstEvs}(R)))\} \end{array} \right.$$

Therefore, rule (Synchronized Parallelism 5) prepares the stack allowing the semantics to proceed with the correct rule.

(Sequential Composition 1 and 2) Sequential Composition 1 is used to evolve process P until it is finished or until it enters into an infinite loop. P is evolved to P' which is put into the control. If P is an infinite loop (this is detected thanks to the special constructor \odot_φ), then the whole sequential composition is marked as a loop. Sequential Composition 2 is used when P successfully finishes (it becomes Ω). In this case, Q is put into the control.

(SKIP and STOP) Whenever one of these rules is applied, the subcomputation finishes because Ω (for rule (SKIP)) and \perp (for rule (STOP)) are put in the control, and these special constructors have no associated rule. As in previous rules, a node with the SKIP (respectively STOP) position is added to the graph.

We illustrate this semantics with some simple examples.

Example 3. Consider again the specification in Example 1. Due to the choice operator, in this specification two different events can occur, namely **b** and **a**. Therefore, Algorithm 1 obtains two computations, called respectively **First iteration** and **Second iteration** in Fig. 8. In this figure, for each state, we show a sequence of rules applied from left to right to obtain the next state. Here, for clarity, specification positions have been omitted from the control.

We first execute the semantics with the initial state $(\text{MAIN}_{(\text{MAIN}, 0)}, \emptyset, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset)$ and get the computation **First iteration**. This computation corresponds to the execution of the left branch of the choice (i.e., P) with the occurrence of event **b**. The final state is $\text{State } 6 = (\perp, G_5, 0, (\emptyset, S_6), \emptyset, \emptyset)$. Note that the stack S_6

contains a pair $(C1, \{C2\})$ to denote that the left branch of the choice has been executed.

Then, the algorithm calls function **UpdStack** and executes the semantics again with the new initial state $State\ 7 = (MAIN_{(MAIN,0)}, G_5, \bullet, [(C2, \emptyset), (SP2, \emptyset)], \emptyset, \emptyset, \emptyset)$ and it gets the computation **Second iteration**. After this execution the final CSCFG (G_9) has been computed. Figure 3 shows the CSCFG generated where white nodes were generated in the first iteration; and grey nodes were generated in the second iteration.

Next example 4 shows all computation steps executed by Algorithm 1 to obtain the CSCFG associated to the specification in Example 1.

Example 4 (Example revisited (computing step by step)). Consider again the specification in Example 1 and the computation of its CSCFG in Fig. 8. Each state of Fig. 8 has associated a sequence of rules whose execution is detailed in Fig. 9. In particular, this figure shows all computation steps executed by Algorithm 1 to obtain the CSCFG associated to this specification. Here, for clarity, specification positions have been omitted from the control and each computation step is labeled with the applied rule.

Example 5 (CSCFG generation in presence of loops). In this example we show a more interesting example where non-terminating processes appear.

Consider the following CSP specification where each literal has been labeled (in grey color) with its associated specification position.

$$\begin{aligned} MAIN &= a_{(MAIN,1.1)} \rightarrow (MAIN,1) a_{(MAIN,1.2.1)} \rightarrow (MAIN,1.2) \\ &\quad STOP_{(MAIN,1.2.2)} \parallel_{\{a\}} (MAIN,A) P_{(MAIN,2)} \\ P &= a_{(P,1)} \rightarrow (P,A) P_{(P,2)} \end{aligned}$$

Following Algorithm 1, we use the initial state $(MAIN_{(MAIN,0)}, \emptyset, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset)$ to execute the semantics and get the computation of Fig. 13. This computation produces as a side effect the CSCFG shown in Fig. 11 for this specification. In this CSCFG, there is a loop edge between $(P, 2)$ and $(MAIN, 2)$. Note that the loop edge avoids infinite unfolding of the infinite process P , thus ensuring that the CSCFG is finite. Loop edges are introduced by the semantics whenever the context is repeated. In Fig. 13, when process P is called a second time, rule (Process call) unfolds P , its right-hand side is marked as a loop and a loop edge between nodes 7 and 2 is added to the graph. In *State 4*, the looped process is in parallel with a process waiting to synchronize with it. In order to perform the synchronization, the loop is unlabeled (*State 5*) by rule (SP4). Later, it is labeled again by rule (Process Call) when the loop is repeated (*State 8* in Fig. 13 (cont.)). Finally, rule (SP4) detects that the left branch of the parallelism is deadlocked and the parallelism is marked as a loop (*State 9*), thus finishing the computation.

First iteration		
<i>State 0</i>	$= (\text{MAIN}_{(\text{MAIN}, 0)}, G_0, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset)$ where $G_0 = \emptyset$	(Process Call)
<i>State 1</i>	$= ((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, \Lambda), \bullet, \bullet, \bullet, \bullet) (P \sqcap (a \rightarrow \text{STOP}))), G_1, 0, (\emptyset, \emptyset), \emptyset, \emptyset)$ where $G_1 = G_0[0 \mapsto (\text{MAIN}, 0)]$	(SP5)(SP2)(Choice)
<i>State 2</i>	$= ((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, \Lambda), \bullet, 2, \bullet, \bullet) P, G_2, 0, (\emptyset, S_2), \emptyset, \emptyset)$ where $G_2 = G_1[1 \xrightarrow{0} (\text{MAIN}, \Lambda), 2 \xrightarrow{1} (\text{MAIN}, 2)]$ and $S_2 = [(C1, \{C2\}), (\text{SP2}, \emptyset)]$	(SP5)(SP2)(Process Call)
<i>State 3</i>	$= ((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, \Lambda), \bullet, 3, \bullet, \bullet) (b \rightarrow \text{STOP}), G_3, 0, (\emptyset, S_3), \emptyset, \emptyset)$ where $G_3 = G_2[3 \xrightarrow{2} (\text{MAIN}, 2.1)]$ and $S_3 = (\text{SP2}, \emptyset) : S_2$	(SP5)(SP2)(Prefix)
<i>State 4</i>	$= ((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, \Lambda), \bullet, 5, \bullet, \bullet) \text{STOP}, G_4, 0, (\emptyset, S_4), \{4\}, \emptyset)$ where $G_4 = G_3[4 \xrightarrow{3} (P, 1), 5 \xrightarrow{4} (P, \Lambda)]$ and $S_4 = (\text{SP2}, \emptyset) : S_3$	(SP5)(SP2)(STOP)
<i>State 5</i>	$= ((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, \Lambda), \bullet, 6, \bullet, \bullet) \perp, G_5, 0, (\emptyset, S_5), \emptyset, \emptyset)$ where $G_5 = G_4[6 \xrightarrow{5} (P, 2)]$ and $S_5 = (\text{SP2}, \emptyset) : S_4$	(SP5)(SP4)
<i>State 6</i>	$= (\perp, G_5, 0, (\emptyset, S_6), \emptyset, \emptyset)$ where $S_6 = (\text{SP4}, \emptyset) : S_5 = [(\text{SP4}, \emptyset), (\text{SP2}, \emptyset), (\text{SP2}, \emptyset), (\text{SP2}, \emptyset), (C1, \{C2\}), (\text{SP2}, \emptyset)]$	

Fig. 7. An example of computation with Algorithm 1

5 Correctness

In this section we state the correctness of the proposed algorithm by showing that
 (i) the graph produced by the algorithm for a CSP specification \mathcal{S} is the CSCFG

Second iteration		
State 7	$= (\text{MAIN}_{(\text{MAIN}, 0)}, G_5, \bullet, (\text{UpdStack}(S_6), \emptyset), \emptyset, \emptyset) = (\text{MAIN}_{(\text{MAIN}, 0)}, G_5, \bullet, ((C_2, \emptyset), (\text{SP2}, \emptyset)), \emptyset, \emptyset)$	(Process Call)
State 8	$= ((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, \lambda), \bullet, \bullet, \bullet) (P \square (a \rightarrow \text{STOP})), G_5, 0, (S_8, \emptyset), \emptyset, \emptyset) \text{ where } S_8 = [(C_2, \emptyset), (\text{SP2}, \emptyset)]$	(SP2)(Choice)
State 9	$= ((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, \lambda), \bullet, 2, \bullet) (a \rightarrow \text{STOP}, G_5, 0, (\emptyset, S_9), \emptyset, \emptyset) \text{ where } S_9 = [(C_2, \emptyset), (\text{SP2}, \emptyset)]$	(SP5)(SP3)(Prefix)(Prefix)
State 10	$= (\text{STOP} \parallel_{\{a\}} ((\text{MAIN}, \lambda), 8, 10, \bullet) \text{STOP}, G_6, 0, (\emptyset, S_{10}), \{7, 9\}, \{7 \leftrightarrow 9\})$ where $G_6 = G_5[7 \xrightarrow{1} (\text{MAIN}, 1.1), 8 \xrightarrow{7} (\text{MAIN}, 1), 9 \xrightarrow{2} (\text{MAIN}, 2.2.1), 10 \xrightarrow{9} (\text{MAIN}, 2.2)]$ and $S_{10} = (\text{SP3}, \emptyset) : S_9$	(SP5)(SP1)(STOP)
State 11	$= (\perp \parallel_{\{a\}} ((\text{MAIN}, \lambda), 11, 10, \bullet) \text{STOP}, G_7, 0, (\emptyset, S_{11}), \emptyset, \{7 \leftrightarrow 9\})$ where $G_7 = G_6[11 \xrightarrow{8} (\text{MAIN}, 1.2)]$ and $S_{11} = (\text{SP1}, \emptyset) : S_{10}$	(SP5)(SP2)(STOP)
State 12	$= (\perp \parallel_{\{a\}} ((\text{MAIN}, \lambda), 11, 12, \bullet) \perp, G_8, 0, (\emptyset, S_{12}), \emptyset, \{7 \leftrightarrow 9\})$ where $G_8 = G_7[12 \xrightarrow{10} (\text{MAIN}, 2.2.2)]$ and $S_{12} = (\text{SP2}, \emptyset) : S_{11}$	(SP5)(SP4)
State 13	$= (\perp, G_8, 0, (\emptyset, S_{13}), \emptyset, \{7 \leftrightarrow 9\})$ where $S_{13} = (\text{SP4}, \emptyset) : S_{12} = [(\text{SP4}, \emptyset), (\text{SP2}, \emptyset), (\text{SP1}, \emptyset), (\text{SP3}, \emptyset), (C_2, \emptyset), (\text{SP2}, \emptyset)]$	
State 14	$= (\text{MAIN}_{(\text{MAIN}, 0)}, G_8[7 \leftrightarrow 9], \bullet, (\text{UpdStack}(S_{13}), \emptyset), \emptyset, \emptyset) = (\text{MAIN}_{(\text{MAIN}, 0)}, G_9, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset)$	

Fig. 8. An example of computation with Algorithm 1 (cont.)

of \mathcal{S} ; and (ii) the algorithm terminates, even if non-terminating computations exist for the specification associated to the CSCFG. We need some preliminary definition and lemmas.




Fig. 9. An example of computation (step by step) with Algorithm 1

Definition 6. (*Rewriting Step, Derivation*) Given a state s of the instrumented semantics, a rewriting step for s ($s \xrightarrow{\Theta} s'$) is the application of a rule of the semantics with the occurrence of an event e , $\frac{\Theta}{s \xrightarrow{e} s'}$ where Θ is a (possibly empty) set of rewriting steps. Given a state s_0 , we say that the sequence $s_0 \xrightarrow{\Theta_0}$




Fig. 9. An example of computation (step by step) with Algorithm 1 (cont.)

$\dots \xrightarrow{\Theta_n^n} s_{n+1}$, $n \geq 0$, is a derivation of s_0 iff $\forall i, 0 \leq i \leq n$, $s_i \xrightarrow{\Theta_i^i} s_{i+1}$ is a rewriting step. We say that the derivation is complete iff there is no possible rewriting step for s_{n+1} . We say that two derivations $\mathcal{D}, \mathcal{D}'$ are equivalent (denoted $\mathcal{D} \equiv \mathcal{D}'$) iff all specification positions in the control of a rewriting step of \mathcal{D} also appear in a rewriting step of \mathcal{D}' and viceversa.




Fig. 9. An example of computation (step by step) with Algorithm 1 (cont.)

The following lemma ensures that all possible derivations of \mathcal{S} are explored by Algorithm 1.




Fig. 10. An example of computation (step by step) with Algorithm 1 (cont.)

Lemma 1. *Let \mathcal{S} be a CSP specification and \mathcal{D} a complete derivation of \mathcal{S} performed with the standard semantics. Then, Algorithm 1 performs a derivation \mathcal{D}' such that $\mathcal{D} \equiv \mathcal{D}'$.*




Fig. 11. CSCFG of the program in Example 5

Proof. We prove first that the algorithm executes the instrumented semantics with a collection of initial states that explores all possible derivations. We prove this showing that every non-deterministic application of a rule is stored in the stack with all possible rules that can be applied; then, Algorithm 1 restarts the semantics with a new state that forces the semantics to explore a new derivation. This is done until all possible derivations have been explored.

Firstly, the standard semantics is deterministic except for two rules: (i) choice: the choice rules are evaluated until one branch is selected; and (ii) synchronized parallelism: the branches of the parallelism can be executed in any order.

In the case of choices, it is easy to see that the only applicable rule in the instrumented semantics is (Choice). Let us assume that we evaluate this rule with a pair of stacks (S, S_0) . There are two possibilities in this rule: If S is empty, this rule puts in the control the left branch, and $[(C1, \{C2\})]$ is added to S_0 , meaning that the left branch of the choice is executed and the right branch is pending. Therefore, we can ensure that the left branch is always explored because the algorithm evaluates the semantics with an initially empty stack. If the last element of S is either $(C1, \{C2\})$ or $(C2, \emptyset)$, the semantics evaluates the first (resp. second) branch and deletes this element from S , and adds it to S_0 .

We know that none of the other rules changes the stacks except (Synchronized Parallelism), and they both ((Synchronized Parallelism) and (Choice)) do it in the same manner. Therefore, we only have to ensure that the algorithm takes the stack S_0 , selects another possibility (e.g., if $C1$ was selected in the previous evaluation, then $C2$ is selected in the next evaluation, i.e., if the head of the stack is $(C1, \{C2\})$ it is changed to $(C2, \emptyset)$), puts it in the new initial state as the stack S , and the other stack is initialized for the next computation. This is exactly what the algorithm does by using function **UpdStack**.

In the case of synchronized parallelism, the semantics does exactly the same, but this case is a bit more complex because there are five different rules than can

$$\begin{array}{c}
\text{(Process Call)} \frac{}{(MAIN_{(MAIN, 0)}, \emptyset, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset) \xrightarrow{\tau} State\ 1} \text{ where} \\
State\ 1 = ((a \rightarrow a \rightarrow STOP \parallel_{\{a\}} ((MAIN, \Lambda), \bullet, \bullet, \bullet)P), G_0[0 \mapsto (MAIN, 0)], \bullet, (\emptyset, \emptyset), \emptyset, \emptyset) \\
\\
\text{(SP2)} \frac{\text{(Process Call)} \frac{}{(P, G_1[1 \xrightarrow{0} (MAIN, \Lambda)], 1, (\emptyset, [(SP2, \emptyset)]), \emptyset, \emptyset) \xrightarrow{\tau} (a \rightarrow P, G_1[2 \xrightarrow{1} (MAIN, 2)], 2, (\emptyset, [(SP2, \emptyset)]), \emptyset, \emptyset)}{((a \rightarrow a \rightarrow STOP \parallel_{\{a\}} ((MAIN, \Lambda), \bullet, \bullet, \bullet)P), G_1, \bullet, ([(SP2, \emptyset)], \emptyset), \emptyset, \emptyset) \xrightarrow{\tau} State\ 2}}{State\ 1 \xrightarrow{\tau} State\ 2} \\
\\
\text{(SP5)} \frac{}{\text{where } State\ 2 = ((a \rightarrow a \rightarrow STOP \parallel_{\{a\}} ((MAIN, \Lambda), \bullet, 2, \bullet)a \rightarrow P), G_2, 0, (\emptyset, S_2), \emptyset, \emptyset) \text{ and } S_2 = [(SP2, \emptyset)]} \\
\\
\text{(SP3)} \frac{}{((a \rightarrow a \rightarrow STOP \parallel_{\{a\}} ((MAIN, \Lambda), \bullet, 2, \bullet)a \rightarrow P), G_2, 0, ([(SP3, \emptyset)], S_2), \emptyset, \emptyset) \xrightarrow{a} State\ 3} \\
\\
\text{(SP5)} \frac{}{State\ 2 \xrightarrow{a} State\ 3} \text{ where} \\
\\
L = \text{(Prefix)} \frac{}{(a \rightarrow a \rightarrow STOP, G_2[1 \xrightarrow{0} (MAIN, \Lambda)], 1, (\emptyset, (SP3, \emptyset) : S_2), \emptyset, \emptyset) \xrightarrow{a} (a \rightarrow STOP, G_2[3 \xrightarrow{1} (MAIN, 1.1)], 4 \xrightarrow{3} (MAIN, 1.1), 4, (\emptyset, S_3), \{3\}, \emptyset)}
\end{array}$$

Fig. 12. Computation of the specification in Example 5 with the instrumented semantics

$$\begin{array}{l}
R = \\
\text{(Prefix)} \frac{}{(a \rightarrow P, G_2, 2, (\emptyset, S_3), \emptyset, \emptyset) \xrightarrow{a} (P, G_2[5 \xrightarrow{2} (P, 1)], 6 \xrightarrow{5} (P, A)], 6, (\emptyset, S_3), \{5\}, \emptyset)} \\
\text{and } State\ 3 = (a \rightarrow STOP \parallel_{\{a\}} ((MAIN, A), 4, 6, \bullet) P, G_3, 0, (\emptyset, S_3), \{3, 5\}, \{3 \leftrightarrow 5\}) \text{ and } S_3 = [(SP3, \emptyset), (SP2, \emptyset)] \\
\text{(Process Call)} \frac{}{(P, G_3, 6, (\emptyset, (SP2, \emptyset) : S_3), \{3, 5\}, \{3 \leftrightarrow 5\}) \xrightarrow{\tau} (\circ_2(a \rightarrow P), G_3[7 \xrightarrow{6} (P, 2), 7 \leftrightarrow 2], 7, (\emptyset, S_4), \emptyset, \{3 \leftrightarrow 5\})} \\
\text{(SP2)} \frac{}{(a \rightarrow STOP \parallel_{\{a\}} ((MAIN, A), 4, 6, \bullet) P, G_3, 0, ([(SP2, \emptyset)], S_3), \{3, 5\}, \{3 \leftrightarrow 5\}) \xrightarrow{\tau} State\ 4} \\
\text{(SP5)} \frac{}{State\ 3 \xrightarrow{\tau} State\ 4} \\
\text{where } State\ 4 = ((a \rightarrow STOP) \parallel_{\{a\}} ((MAIN, A), 4, 7, \bullet) \circ_2(a \rightarrow P), G_4, 0, (\emptyset, S_4), \emptyset, \{3 \leftrightarrow 5\}) \text{ and } S_4 = [(SP2, \emptyset), (SP3, \emptyset), (SP2, \emptyset)] \\
\text{(SP4)} \frac{}{((a \rightarrow STOP) \parallel_{\{a\}} ((MAIN, A), 4, 7, \bullet) \circ_2(a \rightarrow P), G_4, 0, ([(SP4, \emptyset)], S_4), \emptyset, \{3 \leftrightarrow 5\}) \xrightarrow{\tau} State\ 5} \\
\text{(SP5)} \frac{}{State\ 4 \xrightarrow{\tau} State\ 5} \\
\text{where } State\ 5 = ((a \rightarrow STOP) \parallel_{\{a\}} ((MAIN, A), 4, 2, 2)(a \rightarrow P), G_4, 0, (\emptyset, S_5), \emptyset, \{3 \leftrightarrow 5\}) \text{ and } S_5 = [(SP4, \emptyset), (SP2, \emptyset), (SP3, \emptyset), (SP2, \emptyset)]
\end{array}$$

Fig. 12. Computation of the specification in Example 5 with the instrumented semantics (cont.)

	L	R
	$\frac{(\text{SP3}) \frac{((a \rightarrow \text{STOP}) \parallel_{\{a\}} ((\text{MAIN}, A), 4, 2, 2)(a \rightarrow P), G_4, 0, ([(\text{SP3}, \emptyset)], S_5), \emptyset, \{3 \leftrightarrow 5\}))}{(\text{SP5}) \frac{State\ 5 \xrightarrow{a} State\ 6}}{where}$	
$L =$	$(\text{Prefix}) \frac{(a \rightarrow \text{STOP}, G, 4, (\emptyset, (\text{SP3}, \emptyset) : S_5), \emptyset, \{3 \leftrightarrow 5\}) \xrightarrow{a} (\text{STOP}, G_4[8 \xrightarrow{4} (\text{MAIN}, 1.2.1), 9 \xrightarrow{8} (\text{MAIN}, 1.2)], 9, (\emptyset, S_6), \{8\}, \{3 \leftrightarrow 5\})}{(a \rightarrow P, G_4, 2, (\emptyset, S_6), \emptyset, \{3 \leftrightarrow 5\}) \xrightarrow{a} (P, G_4[5 \xrightarrow{2} (P, 1), 6 \xrightarrow{5} (P, A)], 6, (\emptyset, S_6), \{5\}, \{3 \leftrightarrow 5\})}$	
$R =$	$(\text{Prefix}) \frac{(a \rightarrow P, G_4, 2, (\emptyset, S_6), \emptyset, \{3 \leftrightarrow 5\}) \xrightarrow{a} (P, G_4[5 \xrightarrow{2} (P, 1), 6 \xrightarrow{5} (P, A)], 6, (\emptyset, S_6), \{5\}, \{3 \leftrightarrow 5\})}{and\ State\ 6 = (\text{STOP} \parallel_{\{a\}} ((\text{MAIN}, A), 9, 6, \bullet)P, G_5, 0, (\emptyset, S_6), \{8, 5\}, \{3 \leftrightarrow 5, 8 \leftrightarrow 5\})}$ <p style="text-align: center;">and $S_6 = [(\text{SP3}, \emptyset), (\text{SP4}, \emptyset), (\text{SP2}, \emptyset), (\text{SP3}, \emptyset), (\text{SP2}, \emptyset)]$</p>	
	$(\text{STOP}) \frac{(\text{STOP}, G_5, 9, (\emptyset, (\text{SP1}, \emptyset) : S_6), \emptyset, \{3 \leftrightarrow 5, 8 \leftrightarrow 5\}) \xrightarrow{\tau} (\perp, G_5[10 \xrightarrow{9} (\text{MAIN}, 1.2.2)], 10, (\emptyset, S_7), \emptyset, \{3 \leftrightarrow 5, 8 \leftrightarrow 5\})}{(\text{SP1}) \frac{(\text{STOP} \parallel_{\{a\}} ((\text{MAIN}, A), 9, 6, \bullet)P, G_5, 0, ([(\text{SP1}, \emptyset)], S_6), \{8, 5\}, \{3 \leftrightarrow 5, 8 \leftrightarrow 5\}) \xrightarrow{\tau} State\ 7}}{(\text{SP5}) \frac{State\ 6 \xrightarrow{\tau} State\ 7}}$	
	<p style="text-align: center;">where $State\ 7 = (\perp \parallel_{\{a\}} ((\text{MAIN}, A), 10, 6, \bullet)P, G_6, 0, (\emptyset, S_7), \emptyset, \{3 \leftrightarrow 5, 8 \leftrightarrow 5\})$</p> <p style="text-align: center;">and $S_7 = [(\text{SP1}, \emptyset), (\text{SP3}, \emptyset), (\text{SP4}, \emptyset), (\text{SP2}, \emptyset), (\text{SP3}, \emptyset), (\text{SP2}, \emptyset)]$</p>	

Fig. 12. Computation of specification in Example 5 with the instrumented semantics (cont.)

be applied. In the standard semantics, non-determinism comes from the fact that




Fig. 13. Computation of specification in Example 5 with the instrumented semantics (cont.)

both (Synchronized Parallelism 1) and (Synchronized Parallelism 2) can be executed with the same state. If this happens, the instrumented semantics executes one

rule first and then the other, and all the way around in the next evaluation. When a parallelism operator is in the control and the stack is empty, rule (Synchronized Parallelism 5) is executed. This rule uses function **AppRules** to determine what rules could be applied. If non-determinism exists in the standard semantics, it also exists in the instrumented semantics, because the control of both semantics is the same except for the following cases:

STOP Rule (STOP) of the instrumented semantics is not present in the standard semantics. When a **STOP** is reached in a derivation, the standard semantics stops the (sub)computation because no rule is applicable. In the instrumented semantics, when a **STOP** is reached in a derivation, the only rule applicable is (**STOP**) which performs τ and puts \perp in the control. Then, the (sub)computation is stopped because no rule is applicable for \perp . Therefore, when the control in the derivation is **STOP**, the instrumented semantics performs one additional rewriting step with rule (**STOP**). Therefore, no additional non-determinism appears in the instrumented semantics due to (**STOP**).

- \perp This symbol only appears in the instrumented semantics. If it is in the control, the computation terminates because no rule can be applied. Therefore, no additional non-determinism appears in the instrumented semantics due to \perp .
- \circlearrowleft This symbol is introduced in the computation by (**Process Call**) or (**Synchronized Parallelism 3**). Once it is introduced, there are two possibilities: (i) it cannot be removed by any rule, thus this case is analogous to the previous one; or (ii) it is removed by (**Synchronized Parallelism 4**) because the \circlearrowleft is the label of branch of a parallelism operator. In this case, the control remains the same as in the standard semantics, and hence, no additional non-determinism appears.

After (**Synchronized Parallelism 5**) has been executed, we have all possible applicable rules in the stack S , and S_0 remains unchanged. Then, the semantics executes the first rule, deletes it from S , and adds it to S_0 . Therefore, the same mechanism used for choices is valid for parallelisms, and thus all branches of choices and parallelisms are explored.

Now, we have to prove that any possible (non-deterministic) derivation of **MAIN** with the standard semantics is also performed by the instrumented semantics as defined by Algorithm 1. We proof this lemma by induction on the length of the derivation \mathcal{D} .

In the base case, the initial state for the instrumented semantics induced by Algorithm 1 is in all cases $(\text{MAIN}_{(\text{MAIN}, 0)}, G, \bullet, (S, \emptyset), \emptyset, \emptyset)$ where $S = \emptyset$ in the first execution and $S \neq \emptyset$ in the other executions. Therefore, both semantics can only perform (**Process Call**) with an event τ . Hence, in the base case, both derivations are equivalent. We assume as the induction hypothesis, that both derivations are equivalent after n steps of the standard semantics, and we prove that they are also equivalent in the step $n + 1$.

The most interesting cases are those in which the event is an external event. All possibilities are the following:

- (STOP) In this case, both derivations finish the computation. The instrumented semantics performs one step more with the application of rule (STOP) (see the first item in the previous description).
- (Process Call) and (Prefixing) In these cases, both derivations apply the same rule and the control is the same in both cases.
- (Internal Choice 1 and 2) In these cases, the control becomes the left (resp. right) branch. They are analogous to the (Choice) rule of the instrumented semantics because both branches will be explored in different derivations as proved before.
- (External Choice 1,2,3 and 4) With (External Choice 1 and 2) only τ events can be performed several times to evolve the branches of the choice. In every step the final control has the same specification position of the choice operator. Finally, one step is applied with (External Choice 3 or 4). Then, the set of rewriting steps performed with external choice are of the form:

$$\frac{P_0 \xrightarrow{\tau} P_1}{(P_0 \sqcap Q) \xrightarrow{\tau} (P_1 \sqcap Q)} \cdots \frac{P_n \xrightarrow{e} P_{n+1}}{(P_n \sqcap Q) \xrightarrow{e} P_{n+1}}$$

We can assume that (External Choice 1) is applied several times and finally (External Choice 3). This assumption is valid because (External Choice 2) is completely analogous to (External Choice 1); (External Choice 3) is completely analogous to (External Choice 4); and all combinations are going to be executed by the semantics as proved before. Then, we have an equivalent set of rewriting steps with the instrumented semantics:

$$\overline{(P_0 \sqcap Q) \xrightarrow{\tau} P_0}, \overline{P_0 \xrightarrow{\tau} P_1} \cdots \overline{P_n \xrightarrow{\tau} P_{n+1}}$$

Clearly, in both sequences, the specification positions of the control are the same.

- (Synchronized Parallelism 1 and 2) Both rules can be applied interwound in the standard semantics. As it has been already demonstrated, we know that the same combination of rules will be applied by the instrumented semantics according to the algorithm use of the stack. The only difference is that the instrumented semantics performs an additional step with (Synchronized Parallelism 5), but this rule keeps the parallelism operator in the control; thus the specification position is the same and the claim holds.
- (Synchronized Parallelism 3) If this rule is applied in the standard semantics, in the instrumented semantics we apply (Synchronized Parallelism 5) and then (Synchronized Parallelism 3). The specification positions of the control do not change.

Lemma 2. *Let \mathcal{S} be a CSP specification, and $\mathcal{D} = s_0 \xrightarrow{\Theta_0} \dots \xrightarrow{\Theta_n} s_{n+1}$ a derivation of \mathcal{S} performed with the instrumented semantics of Fig. 5. Then, \forall rewriting step $s_i \xrightarrow{\Theta_i} s_{i+1}$, $0 \leq i < n$, with $s_i = (P_\alpha, G, m, (S, S_0), \Delta, \zeta)$, and $s_{i+1} = (Q, G', n, (S', S'_0), \Delta', \zeta')$; we have that $n \xrightarrow{m} \alpha \in G'$.*

Proof. The lemma trivially holds for all rules of the semantics. The only interesting case is synchronized parallelism. In the case of (Synchronized Parallelism 1, 2 and 3), function **InitBranch** inserts $n \xrightarrow{m} \alpha$ into G' , the first time it is evaluated.

In the case of (Synchronized Parallelism 4), function **LoopCheck** returns another synchronized parallelism or a \odot only if one of the processes has been marked as a loop. This only happens if a process call has been unfolded; and in turn, this only happens if (Synchronized Parallelism 1, 2 or 3) has been performed. The other possibility is that function **LoopCheck** returns a \perp . In this case, \perp cannot be further unfolded because no rule is applicable. Then, it must be the control of the state s_{n+1} and hence it is not required that $n \xrightarrow{m} \alpha \in G'$. Finally, (Synchronized Parallelism 5) starts a subderivation with a parallelism operator in the control and a non-empty stack. Therefore, another of the previous rules must be applied after it, and thus, the claim follows.

Lemma 3. *Let \mathcal{S} be a CSP specification, and $G = (N, E_c, E_l, E_s)$ the graph produced for \mathcal{S} by Algorithm 1. Then, for each two nodes $n, n' \in N$, $(n \mapsto n') \in E_c$ iff the control can pass from $l(n)$ to $l(n')$ and $\nexists n'' . (n \mapsto n'') \notin E_c$ and $(n'' \mapsto n') \notin E_c$.*

Proof. The fact that $\nexists n'' . (n \mapsto n'') \notin E_c$ and $(n'' \mapsto n') \notin E_c$ implies that the control can pass from n to n' directly, i.e., without a transitive relation. This condition is needed because the CSCFG only contains control-flow edges between those nodes where the control can pass from one to the other directly. Moreover, all the arcs in E_c are added to G by the instrumented semantics. Therefore, we only have to proof that in every derivation \mathcal{D} of the semantics, for every new arc $(n \mapsto n')$ added to E_c , the control can pass from $l(n)$ to $l(n')$. We proof this lemma by induction on the length of the derivation \mathcal{D} . The base case starts with the initial state $(\text{MAIN}_{(\text{MAIN}, 0)}, \emptyset, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset)$. Therefore the only rule applicable is (Process Call). This case is trivial because in the new arc $n \xrightarrow{m} \alpha$, $l(m) = (\text{MAIN}, 0)$ and $l(n) = (\text{MAIN}, \lambda)$. Hence, by item (i) of Definition 2 we have that the control can pass from $l(m)$ to $l(n)$. We assume as the induction hypothesis that the lemma holds in the i first rewriting steps of \mathcal{D} , and we prove that it also holds in the step $i+1$. In the rewriting step $i+1$, one of the following rules must be applied:

- (Process Call) This case is analogous to the base case, because in the new added arc $n \xrightarrow{m} \alpha$, m must be the name of a process N , and $n = (N, \lambda)$. Therefore, by item (i) of Definition 2 we have that the control can pass from $l(m)$ to $l(n)$.
- (Prefixing) Two new arcs are added to G . $n \xrightarrow{m} \alpha$ and $o \xrightarrow{n} \beta$. Trivially, the control can pass from $l(n)$ to $l(o)$ by item (iii) of Definition 2. Moreover, by Lemma 2 we have that a node with the specification position of P and parent o will be added to G in the next rewriting step. Therefore, the control can pass from $l(o)$ to $\text{Pos}(P)$ by item (iv) of Definition 2.
- (Choice) One of the branches P' is the new control. Therefore, by Lemma 2 we have that a node with the specification position of P' and parent n will be added to G in the next rewriting step. Thus, the control can pass from $l(n)$ to the next fresh reference by item (ii) of Definition 2.
- (Synchronized Parallelism 1 and 2) They are analogous to the case of the choice.

- (Synchronized Parallelism 3) In this case, two new nodes are added. Each of them corresponds to one branch and are exactly the same as in (Synchronized Parallelism 1 and 2).
- (Synchronized Parallelism 4) This rule does not add new nodes to the graph.
- (Synchronized Parallelism 5) This rule starts a subderivation by applying one of the other rules associated to synchronized parallelism, thus the claim follows by the induction hypothesis.

Lemma 4. *Let \mathcal{S} be a CSP specification, \mathcal{D} a derivation of \mathcal{S} performed with the instrumented semantics, and $G = (N, E_c, E_l, E_s)$ the graph produced by \mathcal{D} . Then, there exists a synchronization edge $(a \leftrightarrow a') \in E_s$ for each synchronization in \mathcal{D} where a and a' are the nodes of the synchronized events.*

Proof. After every execution of the semantics, Algorithm 1 introduces in the graph G all the synchronizations in the set ζ . Therefore, we have to prove that at the end of the derivation \mathcal{D} , all the synchronizations are in ζ .

We prove this lemma by induction on the length of the derivation $\mathcal{D} = s_0 \xrightarrow{\Theta_0} s_1 \xrightarrow{\Theta_1} \dots \xrightarrow{\Theta_n} s_{n+1}$. We can assume that the derivation starts with the initial state $(\text{MAIN}_{(\text{MAIN}, 0)}, \emptyset, \bullet, (\emptyset, \emptyset), \emptyset, \emptyset)$, thus in the base case, the only rule applicable is (Process Call) and hence no synchronization is possible. We assume as the induction hypothesis that there exists a synchronization edge $(a \leftrightarrow a') \in E_s$ for each synchronization in $s_0 \xrightarrow{\Theta_0} \dots \xrightarrow{\Theta_{i-1}} s_i$ with $0 < i \leq n$ and prove that the lemma also holds for the next rewriting step $s_i \xrightarrow{\Theta_i} s_{i+1}$.

Firstly, only (Synchronized Parallelism 3) allows the synchronization of events. Therefore, $(a \leftrightarrow a') \in \zeta$ only if the control of s_i , P , is a synchronized parallelism, or if a (Synchronized Parallelism 3) is applied in Θ_i . Then, let us consider the case where $\xrightarrow{\Theta_i}$ is the application of rule (Synchronized Parallelism 3). This proof is also valid to the case where (Synchronized Parallelism 3) is applied in Θ_i . We have the following rewriting step:

$$\begin{array}{c}
\frac{\text{Left} \quad \text{Right}}{\frac{(P1 \parallel_{(\alpha, n_1, n_2, r)} P2, G, m, (S' : (\text{SP3}, \text{rules}), S_0), \neg, \zeta)}{X} \quad e \in X} \\
\quad \xrightarrow{e} (P', G'', m, (S''', S'_0), \Delta_1 \cup \Delta_2, \\
\quad \quad \quad \zeta'' \cup \{s_1 \leftrightarrow s_2 \mid s_1 \in \Delta_1 \wedge s_2 \in \Delta_2\})
\end{array}$$

$$\begin{aligned}
(G'_1, n'_1) &= \text{InitBranch}(G, n_1, m, \alpha) \wedge \\
\text{Left} &= (P1, G'_1, n'_1, (S', (\text{SP3}, \text{rules}) : S_0), \neg, \zeta) \\
&\quad \xrightarrow{e} (P1', G''_1, n''_1, (S'', S'_0), \Delta_1, \zeta') \wedge \\
(G'_2, n'_2) &= \text{InitBranch}(G''_1, n_2, m, \alpha) \wedge \\
\text{Right} &= (P2, G'_2, n'_2, (S'', S'_0), \neg, \zeta') \\
&\quad \xrightarrow{e} (P2', G''_2, n''_2, (S''', S'_0), \Delta_2, \zeta'') \wedge
\end{aligned}$$

$$P' = \begin{cases} \circ_m(\text{Unloop}(P1' \parallel_X^{(\alpha, n_1'', n_2'', \bullet)} P2')) & \text{if } \{s_1 \leftrightarrow s_2 \mid s_1 \in \Delta_1 \wedge s_2 \in \Delta_2\} \subseteq \zeta'' \\ P1' \parallel_X^{(\alpha, n_1'', n_2'', \bullet)} P2' & \text{otherwise} \end{cases}$$

Because (Prefixing) is the only rule that performs an a event without further conditions, we know that $P1$ must be a prefixing operator or a parallelism containing a prefixing operator whose prefix is a , i.e., we know that the rule applied in *Left* is fired with an event a ; and we know that all the rules of the semantics except (Prefixing) need to fire another rule with an event a as a condition. Therefore, at the top of the condition rules, there must be a (Prefixing). The same happens with $P2$. Hence, two prefixing rules (one for $P1$ and one for $P2$) have been fired as a condition of this rule.

In addition, the new set ζ contains the synchronization set $\{s_1 \leftrightarrow s_2 \mid s_1 \in \Delta_1 \wedge s_2 \in \Delta_2\}$ where Δ_1 and Δ_2 are the sets of references to the events that must synchronize in *Left* and *Right*, respectively.

Hence, we have to prove that all and only the events (a) that must synchronize in *Left* are in Δ_1 . We prove this by showing that all references to the synchronized events are propagated down by all rules from the (Prefixing) in the top to the (Synchronized Parallelism 3). And the proof is analogous for *Right*.

The only applicable rules in

$$(P1, G'_1, n'_1, (S' : (\text{SP3}, \text{rules}), S_0), \neg, \zeta) \xrightarrow{e} (P1', G'_1, n''_1, (S'', S'_0), \Delta_1, \zeta')$$

are:

- (Prefixing) In this case, the prefix a is added to Δ_1 .
- (Synchronized Parallelism 1, 2 and 5) In these cases, the set Δ is propagated down.
- (Synchronized Parallelism 3) In this case, the sets Δ_1 and Δ_2 are joined and propagated down.

Therefore, all the synchronized events are in the set Δ_1 and the claim follows.

Lemma 5. *Let \mathcal{S} be a CSP specification and $G = (N, E_c, E_l, E_s)$ the CSCFG produced by Algorithm 1 for \mathcal{S} . Then, $(n_1 \rightsquigarrow n_2) \in E_l$ iff $l(n_1)$ and $l(n_2)$ are process calls that refer to the same process $M \in \mathcal{N}$ and $n_2 \in \text{Con}(n_1)$.*

Proof. First, all edges in E_l are introduced in a derivation \mathcal{D} of the instrumented semantics. Let $\mathcal{D} = s_0 \xrightarrow{\Theta_0} \dots \xrightarrow{\Theta_n} s_{n+1}$ a derivation that introduced $(n_1 \rightsquigarrow n_2)$ into E_l . Then, this arc is necessarily introduced in a rewriting step where rule (Process Call) was applied, because this is the only rule that adds arcs to E_l . In rule (Process Call), arcs are added by means of function **LoopCheck**. An arc is added to E_l if and only if $\exists n_2 \in \text{Path}(0, n_1) \wedge n_2 \xrightarrow{t} M \in E_c$, where n_1 is the reference of the current node added to N . Therefore, because function **LoopCheck** adds the arc $n_1 \rightsquigarrow n_2$, then $l(n_1) = l(n_2) = M$. Hence, we need to prove that $n_2 \in \text{Con}(n_1)$.

First, by Lemma 3, if the control can pass (transitively) from n_2 to n_1 , then we have in G a path of control edges $n_2 \mapsto^* n_1$. We can show that this path is loop-free by contradiction. Let us consider that the path is not loop-free. Then, $n_2 \mapsto^* n_3 \mapsto^* n_1$ with $l(n_3) = M$ and $n_1 \neq n_3$. The derivation \mathcal{D} must be of the form:

$$\mathcal{D} = s_0 \xrightarrow{\Theta_0} \dots s_i \xrightarrow{\Theta_i} s_{i+1} \dots \xrightarrow{\Theta_n} s_{n+1}, 0 < i \leq n$$

where the rewriting step $s_i \xrightarrow{\Theta_i} s_{i+1}$ introduced n_3 in G . Clearly, n_3 is necessarily introduced in G by rule (Process Call) which is the only rule that adds a process call to the graph. Moreover, by the definition of **LoopCheck** and because $\exists n_2 . n_2 \xrightarrow{t} M \in G \wedge n_2 \in \text{Path}(0, n_3)$, we know that the control of s_{i+1} is $\circ_{n_2}(\text{rhs}(N))$. But this is a contradiction with the fact that $n_3 \mapsto^* n_1$ because no rule of the semantics adds a control-flow edge of the form $n_3 \mapsto$. In particular, once the control of s_{i+1} is labeled with \circ_{n_2} , only the rule (Synchronized Parallelism 4) can remove the label of the control. This is done with function **LoopControl** in the third case of the definition. But in this case, the parallelism is marked as $P'_{\circ} \parallel_X (\alpha, p_{\circ}, q', p_{\circ}) Q'$ where p_{\circ} is the label of the previous process call to M . Hence, $p_{\circ} = n_2$; and thus, the next control edges added to G start from n_2 , and not from n_3 .

Theorem 1 (Correctness) *Let \mathcal{S} be a CSP specification and G the graph produced for \mathcal{S} by Algorithm 1. Then, G is the CSCFG associated to \mathcal{S} .*

Proof. In order to prove that G is a CSCFG, we need to prove that it satisfies the properties of Definition 5. Let us consider a CSCFG $G = (N, E_c, E_l, E_s)$.

Firstly, by Lemma 3, and because control-flow is a transitive relation, we know that for each rewriting step in a derivation of \mathcal{S} the control can pass from MAIN to the positions added to N . Hence, $\forall n \in N. l(n) \in \text{Pos}(\mathcal{S})$ and $l(n)$ is executable in \mathcal{S} . In addition, we have that:

- by Lemma 3, for each two nodes $n, n' \in N$, $(n \mapsto n') \in E_c$ iff the control can pass from n to n' .
- by Lemma 5, $(n_1 \rightsquigarrow n_2) \in E_l$ iff $l(n_1)$ and $l(n_2)$ are (possibly different) process calls that refer to the same process $M \in \mathcal{N}$ and $n_2 \in \text{Con}(n_1)$;
- by Lemma 4, there exists a synchronization edge $(a \leftrightarrow a')$ in G for each synchronization in a derivation \mathcal{D} of \mathcal{S} where a and a' are the nodes of the synchronized events. And, by Lemma 1 we know that all possible derivations of \mathcal{S} are explored by Algorithm 1.

Moreover, we know that the only nodes in N are the nodes induced by E_c because all the nodes added to G are added by connecting the new node to the last added node (i.e., if the current reference is m and the new fresh reference is n , then the new node is always added as $G[n \xrightarrow{m} \alpha]$). Hence, all nodes are related by control edges and thus the claim holds.

Theorem 2 (Termination) *Let \mathcal{S} be a CSP specification. Then, the execution of Algorithm 1 with \mathcal{S} terminates.*

Proof. In order to prove that the algorithm terminates we have to show that the stack never grows infinitely. For this purpose, we have to prove that all executions of the semantics terminate. This is sufficient because function **UpdStack**, which is the only one that also manipulates the stack, always either reduces its size or leaves it unchanged. So, as the stack is always increased by rule (Synchronized Parallelism 5) or by rule (Choice), we have to show that there is not any derivation which fires these rules infinitely. We use a function over sets of rewriting steps which is defined as follows:

$$[\mathcal{R}] = \bigcup \{ \{s \xrightarrow{\Theta} s'\} \cup [\Theta] \mid s \xrightarrow{\Theta} s' \in \mathcal{R} \}$$

Given a set \mathcal{R} of rewriting steps, it returns \mathcal{R} and all the rewriting steps included in the subderivations of \mathcal{R} .

In the following, we will consider derivations where the state is simplified and only the control is taken into account. In order to prove that there does not exist any infinite derivation, we consider the main derivation \mathcal{D} of the semantics where the initial control is **MAIN**. If $\forall s_i \xrightarrow{\Theta_i} s_{i+1} \in \mathcal{D}$ where $\nexists s \xrightarrow{\Theta} s' \in [\{s_i \xrightarrow{\Theta_i} s_{i+1}\}]$ such that $s = N$ and $s' = \circ (rhs(N))$, then we know that the derivation \mathcal{D} is finite because no infinite unfolding is possible (we know that no process is called twice) and the specification is finite. Hence, as the application of the rules of the semantics always reduces the size of the process in the control, it will eventually terminate with \perp .

The other case happens when the same process appears twice in a derivation. We can assume that, after a number of rewriting steps, we find the first occurrence of a rewriting step $s_i \xrightarrow{\Theta_i} s_{i+1} \in \mathcal{D}$ where $\exists s \xrightarrow{\Theta} s' \in [\{s_i \xrightarrow{\Theta_i} s_{i+1}\}]$ such that $s = N$ and $s' = \circ (rhs(N))$. When this happens, we know that N has been already unfolded in a previous rewriting step, and function **LoopCheck** introduces the loop s' through the rule (Process Call) which corresponds to $s \xrightarrow{\Theta} s'$.

We have two possibilities: the first one happens when $s' = s_{i+1}$ which means that this is the last rewriting step of derivation \mathcal{D} since there does not exist any rule for $\circ (-)$. In the other case, when $s' \neq s_{i+1}$, we have that rewriting step $s_i \xrightarrow{\Theta_i} s_{i+1}$ corresponds to the application of rule (Synchronized Parallelism 1), (Synchronized Parallelism 2) or (Synchronized Parallelism 5), since no other rule can fire the rule (Process Call) into the associated Θ_i . Note that rule (Synchronized Parallelism 3) can not be applied here because event τ can not fire this rule. This means that s_i is a parallelism which has nested parallelisms in its branches and some of these branches has the process call N . Then we know that $\exists (s \parallel P) \xrightarrow{\Theta'} s'$

$(s' \parallel P) \in [\{s_i \xrightarrow{\Theta_i} s_{i+1}\}]$ where $\Theta' = \{s \xrightarrow{\Theta} s'\}$ ³. Now, process P could be of one of these kinds:

³ Of course, s could be on the right branch of the parallelism, but we only consider this case since the other one is analogous.

- \perp : In this case, there is a rewriting step $s_j \xrightarrow{\Theta_j} s_{j+1} \in \mathcal{D}$ with $j > i$ such that $(s' \parallel \perp) \xrightarrow{\Theta''} \circlearrowleft (s' \parallel \perp) \in [\{s_j \xrightarrow{\Theta_j} s_{j+1}\}]$ by application of rule (Synchronized Parallelism 4). Then, if $s_{j+1} = \circlearrowleft (s' \parallel \perp)$ then the computation terminates. Else, s_{j+1} is a parallelism and it terminates by induction.
- $\circlearrowleft (Q')$: In this case, there is a rewriting step $s_j \xrightarrow{\Theta_j} s_{j+1} \in \mathcal{D}$ with $j > i$ such that $(s' \parallel \circlearrowleft (Q')) \xrightarrow{\Theta''} \circlearrowleft (s' \parallel Q') \in [\{s_j \xrightarrow{\Theta_j} s_{j+1}\}]$ by application of rule (Synchronized Parallelism 4). Then, if $s_{j+1} = \circlearrowleft (s' \parallel Q')$ then the computation terminates. Else, s_{j+1} is a parallelism and it terminates by induction.
- **STOP**: Then, there is some rewriting step $s_j \xrightarrow{\Theta_j} s_{j+1} \in \mathcal{D}$ with $j > i$ such that $(s' \parallel \text{STOP}) \xrightarrow{\Theta''} \circlearrowleft (s' \parallel \perp) \in [\{s_j \xrightarrow{\Theta_j} s_{j+1}\}]$, and it terminates by case \perp .
- $a \rightarrow Q$: Then, there are two possibilities. If $a \notin X$ then there is some rewriting step $s_j \xrightarrow{\Theta_j} s_{j+1} \in \mathcal{D}$ with $j > i$ such that $(s' \parallel (a \rightarrow Q)) \xrightarrow{\Theta''} \circlearrowleft (s' \parallel Q) \in [\{s_j \xrightarrow{\Theta_j} s_{j+1}\}]$, then it terminates by induction. Else, when $a \in X$, there is a rewriting step $s_j \xrightarrow{\Theta_j} s_{j+1} \in \mathcal{D}$ with $j > i$ such that $(s' \parallel (a \rightarrow Q)) \xrightarrow{\Theta''} \circlearrowleft (rhs(N) \parallel a \rightarrow Q) \in [\{s_j \xrightarrow{\Theta_j} s_{j+1}\}]$, where parallelism's \mathcal{R} is equal to the label of the loop. Then, we have again two options. The first one is that some synchronization is drawn before to have N again in the left branch of the parallelism. Then, we have a rewriting step $s_k \xrightarrow{\Theta_k} s_{k+1} \in \mathcal{D}$ with $k > j$ such that $(s'' \parallel a \rightarrow Q) \xrightarrow{\Theta'''} \circlearrowleft (s''' \parallel Q) \in [\{s_k \xrightarrow{\Theta_k} s_{k+1}\}]$, and \mathcal{R} is put to \bullet if the synchronization is not included in ζ yet. This case terminates, by induction hypothesis. Otherwise, if the synchronization was in ζ , then $(s'' \parallel a \rightarrow Q) \xrightarrow{\Theta'''} \circlearrowleft (s''' \parallel Q) \in [\{s_k \xrightarrow{\Theta_k} s_{k+1}\}]$ by rule (Synchronized Parallelism 3). If $s_{k+1} = \circlearrowleft (s''' \parallel Q)$, the derivation has terminated, else termination is proved by induction. The second case is when none synchronization is drawn before to have N again into the left branch. In this case, we have that $s_k \xrightarrow{\Theta_k} s_{k+1} \in \mathcal{D}$ with $k > j$ such that $(s' \parallel a \rightarrow Q) \xrightarrow{\Theta'''} \circlearrowleft (s' \parallel \perp) \in [\{s_k \xrightarrow{\Theta_k} s_{k+1}\}]$ by rule (Synchronized Parallelism 4). If $s_{k+1} = \circlearrowleft (s' \parallel \perp)$, the derivation has terminated, else, termination is proved by induction.
- $Q_1 \sqcap Q_2$: In this case, one of the branches is selected, and independently of which one is followed, the computation terminates by induction. Then, there is some rewriting step $s_j \xrightarrow{\Theta_j} s_{j+1} \in \mathcal{D}$ with $j > i$ such that $(s' \parallel (Q_1 \sqcap Q_2)) \xrightarrow{\Theta''} \circlearrowleft (s' \parallel Q_1) \in [\{s_j \xrightarrow{\Theta_j} s_{j+1}\}]$ or $(s' \parallel (Q_1 \sqcap Q_2)) \xrightarrow{\Theta''} \circlearrowleft (s' \parallel Q_2) \in [\{s_j \xrightarrow{\Theta_j} s_{j+1}\}]$.

- $Q_1 \underset{Y}{\parallel} Q_2$: Using the induction hypothesis, a parallelism always terminates, so we have to consider that in this case Q will be rewritten either to \perp or to $\odot (Q'_1 \underset{Y}{\parallel} Q'_2)$.

6 Conclusions

This work introduces an algorithm to build the CSCFG associated to a CSP specification. The algorithm uses an instrumentation of the standard CSP's operational semantics to explore all possible computations of a specification. The semantics is deterministic because the rule applied in every step is predetermined by the initial configuration. Therefore, the algorithm can execute the semantics several times to iteratively explore all computations and hence, generate the whole CSCFG. The CSCFG is generated even for non-terminating specifications due to the use of a loop detection mechanism controlled by the semantics. This semantics is an interesting result because it can serve as a reference mark to prove properties such as completeness of static analyses based on the CSCFG. The way in which the semantics has been instrumented can be used for other similar purposes with slight modifications. For instance, the same design could be used to generate other graph representations of a computation such as Petri nets.

On the practical side, we have implemented a tool called *SOC* [7] which is able to automatically generate the CSCFG of a CSP specification. The CSCFG is later used for debugging and program simplification. *SOC* has been integrated into the most extended CSP animator and model-checker ProB [1, 5], that shows the maturity and usefulness of this tool and of CSCFGs. The last release of *SOC* implements the algorithm described in this paper. However, in the implementation the algorithm is much more complex because it contains some improvements that significantly speed up the CSCFG construction. The most important improvement is to avoid repeated computations. This is done by: (i) state memorization: once a state already explored is reached the algorithm stops this computation and starts with another one; and (ii) skipping already performed computations: computations do not start from **MAIN**, they start from the next non-deterministic state in the execution (this is provided by the information of the stack).

The implementation, source code and several examples are publicly available at:

<http://users.dsic.upv.es/jsilva/soc/>

References

1. M. Butler and M. Leuschel. Combining CSP and B for specification and property verification. In *Proc. Int'l Symp. of Formal Methods Europe (FM'05)*, LNCS 3582, Springer-Verlag, pp. 221–236, Newcastle, UK, 2005.
2. C. A. R. Hoare. *Communicating Sequential Processes*. Prentice Hall, 1985.

3. K. M. Kavi, F. T. Sheldon, B. Shirazi, and A. R. Hurson. Reliability analysis of CSP specifications using Petri nets and Markov processes. In *Proc. 28th Annual Hawaii Int'l Conf. System Sciences (HICSS'95)*, vol. 2 (Software Technology), pp. 516–524, Maui, Hawaii, USA, 1995.
4. P. Ladkin and B. Simons. Static deadlock analysis for CSP-type communications. *Responsive Computer Systems (Chapter 5)*, Kluwer Academic Publishers, 1995.
5. M. Leuschel and M. Butler. ProB: an automated analysis toolset for the B method. *Journal of Software Tools for Technology Transfer*, vol. 10(2), pp. 185–203, 2008.
6. M. Leuschel, M. Llorens, J. Oliver, J. Silva, and S. Tamarit. Static slicing of CSP specifications. In *Proc. 18th Int'l Symp. on Logic-Based Program Synthesis and Transformation (LOPSTR'08)*, pp. 141–150, Valencia, Spain, 2008.
7. M. Leuschel, M. Llorens, J. Oliver, J. Silva, and S. Tamarit. SOC: a slicer for CSP specifications. In *Proc. 2009 ACM SIGPLAN Symp. on Partial Evaluation and Semantics-based Program Manipulation (PEPM'09)*, pp. 165–168, Savannah, GA, USA, 2009.
8. M. Leuschel, M. Llorens, J. Oliver, J. Silva, and S. Tamarit. The MEB and CEB static analysis for CSP specifications. In *Post-proc. 18th Int'l Symp. on Logic-Based Program Synthesis and Transformation (LOPSTR'08)*, Revised Selected Papers, LNCS 5438, Springer-Verlag, pp. 103–118, 2009.
9. M. Llorens, J. Oliver, J. Silva, and S. Tamarit. A Semantics to Generate the Context-sensitive Synchronized Control-Flow Graph (extended). Technical report DSIC, Universidad Polit cnica de Valencia. Accessible via <http://www.dsic.upv.es/~jsilva>, Valencia, Spain, January 2010.
10. A. W. Roscoe, P. H. B. Gardiner, M. Goldsmith, J. R. Hulance, D. M. Jackson, and J. B. Scattergood. Hierarchical compression for model-checking CSP or how to check 10^{20} dining philosophers for deadlock. In *Proc. First Int'l Workshop Tools and Algorithms for Construction and Analysis of Systems (TACAS'95)*, pp. 133–152, Aarhus, Denmark, 1995.
11. A.W. Roscoe. *The Theory and Practice of Concurrency*. Prentice-Hall, 2005.