Tracking CSP computations[☆]

M. Llorens, J. Oliver, J. Silva*, S. Tamarit

Departamento de Sistemas Informáticos y Computación Universitat Politècnica de València Valencia, Spain

Abstract

Tracing is one of the most important techniques for program understanding and debugging. A trace gives the user access to otherwise hidden information about a computation. In the context of concurrent languages, computations are particularly complex due to the non-deterministic execution order of processes and to the restrictions imposed on this order by synchronizations; hence, a tracer is a powerful tool to explore, understand and debug concurrent computations. In CSP, traces are sequences of events that define a particular execution. This notion of trace is completely different to the one used in other paradigms where traces are formed by those source code expressions evaluated during a particular execution. We refer to this second notion of traces as tracks. In this work, we introduce the theoretical basis for tracking concurrent and explicitly synchronized computations in process algebras such as CSP. Tracking computations in this kind of systems is a difficult task due to the subtleties of the underlying operational semantics which combines concurrency, non-determinism and non-termination. We define an instrumented operational semantics that generates as a side-effect an appropriate data structure (a track) which can be used to track computations. The formal definition of a tracking semantics improves the understanding of the tracking process, but also, it allows us to formally prove the correctness of the computed tracks.

Keywords: Concurrency theory/modelling; CSP; Semantics; Tracking.

1. INTRODUCTION

One of the most widespread concurrent specification languages is the Communicating Sequential Processes (CSP) [21, 43] whose operational semantics allows the combination of parallel, non-deterministic and non-terminating processes. CSP allows for a precise description and analysis of event-based concurrency. An important advantage of this language is that it offers a well-developed syntax, algebraic and operational semantics, a hierarchy of congruent denotational semantic models, as well as a formal theory of refinement and compositional verification [42].

The study and transformation of CSP specifications often uses different analyses such as deadlock analysis [27], reliability analysis [24], security analysis [36] and program slicing [55], which are based on a data structure able to represent computations through the use of traces [10]. Two of the most important analysis tools for CSP are ProB [29, 30] and FDR [15]. Both are refinement checking software tools, designed to check formal models. Specifically, they implement an animator, constraint solver and model checker for CSP. ProB is now being used within Siemens, Alstom, and several other companies for data

[†]This work has been partially supported by MINECO/AEI/FEDER (EU) under grant TIN2016-76843-C4-1-R and by the Generalitat Valenciana under grant PROMETEO-II/2015/013 (SmartLogic). The authors acknowledge a partial support of COST Action IC1405 on Reversible Computation - extending horizons of computing. Salvador Tamarit was partially supported by the Conselleria de Educación, Investigación, Cultura y Deporte de la Generalitat Valenciana under the grant APOSTD/2016/036.

^{*}Corresponding author

Email addresses: mllorens@dsic.upv.es (M. Llorens), fjoliver@dsic.upv.es (J. Oliver), jsilva@dsic.upv.es (J. Silva), stamarit@dsic.upv.es (S. Tamarit)

validation. FDR, originally developed by Formal Systems (Europe) Ltd, is, since 2008, developed in Oxford University under support from EPSRC, ONR, and industry. The last release of FDR is FDR4, whose first stable version appeared in late 2016.

CSP has been used in research, teaching and industry [1, 3, 28, 41], and is nowadays applied to many different industrial problems such as medical simulations [34, 19], modeling web services choreographies [33], hardware simulation and verification [37, 18], cloud computing models [22], widespread concurrent languages (e.g. MPI [8], Go [52] and Verilog [47]), testing [9], and social networks modeling [23, 40].

Even though traces are always used to represent computations, the word *trace* is polysemic, and its exact meaning changes depending on the programming language we are referring to. For instance, in languages such as Haskell, traces are graph-like data structures formed by the redexes that are evaluated in a computation. Traces such as the *Augmented Redex Trail* are the basis of many analysis methods and tools (see, e.g., [10, 11, 12, 2]). In other languages the notion of trace is essentially different. Concretely, in CSP a trace is not a graph, but a sequence of events (see Chapter 8 of [43] for a detailed study of this kind of traces). To distinguish both notions of trace, we call the first kind of traces—not existing in CSP—tracks, and we use the word trace for its standard meaning in CSP (i.e., sequence of events).

In this work we introduce tracks in CSP. In our setting, a track is a data structure that represents the sequence of expressions that have been evaluated during the computation, and moreover, this data structure is labeled with the location of these expressions in the specification. Therefore, a CSP track is much more informative than a CSP trace since the former not only contains a lot of information about original program structures but also explicitly relates the sequence of events with the parts of the specification that caused these events.

Example 1. Consider the finite state machine (FSM) in Figure 1 used to recognize strings of a language. The following CSP processes¹ describe the previous finite state machine (for the time being ignore the underlining). Event valid (respectively notvalid) is used to denote that a string has (respectively not) been recognized. The specification is composed of three main processes that run in parallel and synchronize when needed: FSM, INPUT and CHECK. Process FSM models the finite state machine. It uses a parameter to indicate the current state, for instance, FSM(1) indicates that the finite state machine is currently in state s1. Process INPUT represents the string to evaluate and process CHECK determines whether this string is valid or not.




Figure 1: FSM used to recognize tokens

$$\begin{split} & \underline{\text{MAIN} = ((FSM(0) \underset{\{a,b\}}{|} | | \text{INPUT}) \underset{\{a,b\}}{|} \text{CHECK(s0)}) \backslash \{\text{end}\}} \\ & \underline{FSM(0) = a!s1 \rightarrow FSM(1) \ \Box} \ b!s2 \rightarrow FSM(2) \\ & \underline{FSM(1) = a!s1 \rightarrow FSM(1) \ \Box} \ b!s2 \rightarrow FSM(2) \\ & \underline{FSM(2) = a!s0 \rightarrow FSM(0) \ \Box} \ b!s0 \rightarrow FSM(0) \end{split}$$

$$\underline{ \texttt{INPUT} = \texttt{a}?\texttt{state1} \rightarrow \texttt{b}?\texttt{state2}} \rightarrow \texttt{b}?\texttt{state3} \rightarrow \texttt{a}?\texttt{state4} \rightarrow \texttt{b}?\texttt{state5} \rightarrow \texttt{end}!\texttt{state5} \rightarrow \texttt{STOP}$$

$$\texttt{CHECK(fin)} = \texttt{end}?\texttt{st} \rightarrow ((\texttt{valid} \rightarrow \texttt{SKIP}) \not < \texttt{st} = \texttt{fin} \not > (\texttt{notvalid} \rightarrow \texttt{SKIP}))$$

The whole specification models a FSM not accepting the string abbab. The trace produced by this

 $^{^1}$ We refer those readers non familiar with CSP syntax to Section 4 where we provide a brief introduction to CSP.

specification is (a.s1,b.s2,b.s0,a.s1,b.s2,notvalid). If we observe the track in Figure 2 (for the time being ignore the different shapes and colours of nodes) it is possible to identify the processes and their synchronizations, which are represented with dashed arcs. Each node represents a term in the source code in a specific instant of the computation, i.e., each time a term is evaluated it is represented in the track with a new node. Arcs are of two types: control-flow arcs and synchronizations. Control-flow arcs somehow represent a timeline. They represent the transition from one term to another term during the evaluation of the specification. Synchronizations always connect nodes whose associated term is a prefix. All this provides some interesting properties: (i) one can follow control-flow arcs to know the order in which source code terms where evaluated. (ii) One node represents one specific term in one specific evaluation instant. (iii) A node with more than one synchronization arc represents a multiple synchronization (it should not be confused with a set of independent synchronizations at different moments), that is, all prefixes in a path of synchronization arcs must occur at the same time.

Observe that the track is intuitive enough as to be a powerful program comprehension tool that provides much more information than the trace. For instance, it is easy to see that process CHECK only communicates with process INPUT; and also that the execution of process CHECK cannot start until the other two processes have ended their communication.

Moreover, observe that the track contains explicit information about the specification expressions that were involved in the computation.² Therefore, it can be used for dynamic program slicing (see [53, 48] for an explanation of the technique and [32] for an adaptation of static program slicing to CSP). In particular, in this example, we can use the track to extract the part of the program that was involved in a particular sub-computation. For instance, if we select in the track the first occurrence of event b in process INPUT (this node has a double line), we can identify the part of the track that was necessarily executed before the occurrence of this event. This part has been coloured in grey. Of course, we can automatically map the coloured parts of the track to the specification and discover the part of the specification that is needed to execute event b for the first time. This part has been underlined in the example. With a quick look, one can see that the underlined parts skip process CHECK. This is not only useful for program comprehension, it is also useful for other program analyses and can help to speed up the processing or analysis of a specification by only concentrating on the part that affects the event or expression of interest (see, e.g., [6]).

Another interesting application of tracks is related to component extraction and reuse. If we are interested in a particular trace, and we want




Figure 2: Track of the program in Example 1

²For the sake of clarity, we have omitted the identifiers that point to unique expressions in the source code. Instead, we have included the referenced expression.

to extract the part of the specification that models

this trace to be used in another model, we can simply produce a slice, and slightly augment the code to make it syntactically correct (see [32, 6] for examples and explanations of this transformation, and [20, 26] for uses of dynamic slices for component extraction and reuse). Our example is too simple to show the usefulness of this technique but for a more complex specification it can be very convenient. For instance, consider a specification of a server with several services. In this case, we could slice the specification to obtain only the services used by a particular client and then create a specialized version of the server.

Section 2 further discusses applications of tracking, and it also compares tracking with other data structures by using two illustrative examples. We want to highlight that the goal of this paper is not to produce systems that use tracks, e.g., to perform dynamic analyses. Instead, the main goal is to formally define CSP tracks, prove properties about CSP tracks (specially their relation with CSP traces), and provide a tool to calculate them (formally, an instrumented semantics, and practically, the implementation of a CSP tracker). However, as part of the motivation, we use sketches of how tracks can be used in different scenarios.

In summary, the main contributions of this work are (i) the formal definition of tracks, (ii) the definition of the first tracking semantics for CSP, (iii) the proof that the trace of a computation can be extracted from the track of this computation, and (iv) the implementation of the first CSP tracker and its empirical evaluation. Concretely, we instrument the standard operational semantics of CSP in such a way that the execution of the semantics produces as a side-effect the track of the computation. It should be clear that the track of an infinite computation is also infinite. Therefore, we designed the semantics in such a way that the track is produced incrementally step by step. Thus, if the execution is stopped (e.g., by the user because it is non-terminating or due to a specified timeout), then the semantics produces the track of the computation performed so far. This semantics can serve as a theoretical foundation for tracking CSP computations because it formally relates the computations of the standard semantics with the tracks of these computations.

The rest of the paper has been organized as follows. First, in Section 2 we introduce applications of tracking through some examples, and compare results with similar techniques. Then in Section 3 we present and discuss the related work. Next, in Section 4 we recall the syntax and semantics of CSP. In Section 5 we define the concept of track for CSP. Then, in Section 6, we instrument the CSP semantics in such a way that its execution produces as a side-effect the track associated with the performed computation. In Section 7 we present the main results of the paper proving that the instrumented semantics presented is a conservative extension of the standard semantics, its computed tracks are correct and the corresponding trace can be extracted from the track. We describe our implementation in Section 8 (CSP-Tracker) and its empirical evaluation in Section 9. Finally, Section 10 concludes.


2. APPLICATION EXAMPLES

This section presents two examples of usage of our CSP tracking that illustrate some applications of the technique.

2.1. Debugging

Our first example is a CSP specification used to simulate the process scheduler of a CPU. The CPU contains three main components (see Figure 3): an Arithmetic Logic Unit (ALU), a Control Unit (CU), and a process scheduler with a queue. The ALU is controlled by the CU. Only one process can access the CU each time. Therefore, the scheduler is in charge of granting access to the CU. For this, it uses a round robin strategy using the queue. In the figure, messages between components use solid arrows for query messages, and dashed arrows for answers.

This system can be modeled with the CSP specification at the bottom of the figure (for the time being, the reader can ignore the difference between black and grey colours). The specification is buggy. It is syntactically correct, but the traces produced are not the expected ones. In particular, one can generate the trace (alu.3, working.3, cui.3, result.3, operation.3), which should be interpreted as: Process 3 requires access to the ALU, Process 3 continues working, Process 3 gets access to the CU, ALU produces a result for Process 3, CU asks ALU to solve an operation of Process 3.



```
channel operation, answer, cuo, cui, alu, working, result: {0..3}
channel shift, deq, empty
channel enq, next, left, right, comm: {0..3}
MAIN = SYSTEM
\texttt{Process(X) = alu!X} \, \rightarrow \, \texttt{working.X} \, \rightarrow \, \boxed{\texttt{result.X}} \, \rightarrow \, \texttt{SKIP}
                    CPU = (Sched)
Sched = Sched_idle
Sched_idle = alu?proc → cui!proc → Sched_busy
{\tt Sched\_busy = cuo?proc \rightarrow (result.proc \rightarrow Sched\_check) \ \Box \ alu?proc \rightarrow enq!proc \rightarrow Sched\_busy}
Sched\_check = deq \rightarrow (empty \rightarrow Sched\_idle \Box next?proc \rightarrow cui!proc \rightarrow Sched\_busy)
\mathtt{CU} = \mathtt{cui?proc} 	o \mathtt{operation.proc} 	o \mathtt{answer.proc} 	o \mathtt{cuo!proc} 	o \mathtt{CU}
\texttt{ALU} = \texttt{operation?proc} \rightarrow \texttt{answer!proc} \rightarrow \texttt{ALU}
                    || BUFF)\{left,right,shift}
DQ(2) = deq \rightarrow shift \rightarrow X(2)
\texttt{DQ(i)} = \texttt{enq?x} \rightarrow (\texttt{left!x} \rightarrow \texttt{shift} \rightarrow \texttt{DQ(i+1)}) \ \Box \ \texttt{deq} \rightarrow (\texttt{empty} \rightarrow \texttt{DQ(0)} \not< \texttt{i==0} \not> \texttt{X(i)})
X(i) = right?y \rightarrow (next!y \rightarrow DQ(i-1)) \square shift \rightarrow X(i)
\texttt{CELL} \; = \; \texttt{left?x} \; \rightarrow \; \texttt{shift} \; \rightarrow \; \texttt{right!x} \; \rightarrow \; \texttt{CELL}
```

Figure 3: CPU diagram and its specification in CSP

Clearly, the two last events (result.3, operation.3) are in the wrong order. At this time we have a bug symptom, but we have to manually inspect the code to understand the problem. We are interested in determining what parts of the specification conducted the execution to produce event result.3, hence, we mark (it is marked with a box in the specification) event result.X of process Process(X) as the slicing criterion. CSP-Tracker³ includes the first dynamic slicer for CSP. It can automatically extract

³CSP-Tracker is the tracker tool that the authors developed following the ideas presented in this paper. Section 8

the dynamic slice produced for that slicing criterion using the internal track generated. The slice only contains the black code, which is enough to produce the error. Thus, it must contain a bug.

For the computation of slices we use tracks. Note that they are an internal data structure, and thus the user does not need to inspect the track, just the sliced source code. For instance, a part of the track associated with the computation that produced the bug is depicted in Figure 4. The code that must be inspected in the slice is very small compared to the original specification. But, the track can still help us to inspect the slice to discover the bug because it allows us to graphically inspect the code at the same time that we follow the trace.




Figure 4: Partial track of the CPU specification. The node with the bold line is the slicing criterion. Dark nodes are the slice.

provides implementation details and describes its functionality.

In the Figure 4, one can follow the trace and very quickly see that event result.3 (node 32)⁴ is not synchronized (there is not a dashed arc connecting this node). This means that this event occurred internally, without any communication. However, looking at Figure 3, we can see that the processes and the scheduler communicate via two messages: alu.proc and result.proc. Therefore, it is clear that channels alu and result should be synchronized between the processes and the CPU. However, if we observe process SYSTEM in the slice, we can see that channel result has been accidentally replaced by answer. This is also obvious because process Process does not contain channel answer. Therefore, we can correct the error:

```
\begin{split} & \text{SYSTEM} = \text{CPU} \quad || \quad (\text{Process}(1) \mid || \mid \text{Process}(2) \mid || \mid \text{Process}(3)) \\ & \text{should be} \\ & \text{SYSTEM} = \text{CPU} \quad || \quad (\text{Process}(1) \mid || \mid \text{Process}(2) \mid || \mid \text{Process}(3)) \end{split}
```

This example illustrates how one can debug a CSP specification by using slices computed from tracks, or by just looking at the track, where syntactic information is shown graphically, coloured, and clearly organized with different kinds of arcs and nodes. Moreover, it shows non-explicit information in the specification, such as synchronizations.

2.2. Program Comprehension

Our second example is a very simple program that illustrates the power of CSP-Tracker as a program comprehension tool that can complement other existing tools able to (i) graphically represent all possible traces of a specification and (ii) explore traces step by step, such as FDR4⁵. CSP-Tracker is currently being used in academia as an analysis and program comprehension tool. Concretely, CSP-Tracker is used in the first year of the Master of Computer Science of the Universitat Politècnica de València.

This scenario is a real example that was programmed by a student learning CSP. The student was provided with a description of a system that simulates part of a casino. The student developed the following CSP buggy specification (this is just a small subset):

```
channel betred, betblack, red, black, prize, noprize
(1)
(2)
(3)
         {\tt MAIN} = {\tt ROULETTE}
                                            {red,black}
(4)
(5)
         \mathtt{ROULETTE} = \mathtt{black} 	o \mathtt{SKIP} \ \sqcap \ \mathtt{red} 	o \mathtt{SKIP}
(6)
(7)
         \mathtt{CROUPIER} = \mathtt{betblack} 	o \mathtt{black} 	o \mathtt{prize} 	o \mathtt{SKIP}
(8)
                      \square betblack \rightarrow red \rightarrow noprize \rightarrow SKIP
(9)
                      \square \ \mathtt{betred} \to \mathtt{red} \to \mathtt{prize} \to \mathtt{SKIP}
(10)
                      \square betred \rightarrow black \rightarrow noprize \rightarrow SKIP
```

This part of the program defines a process ROULETTE that can behave either as a black or a red events. And a process CROUPIER with four different alternative cases. Both processes run in parallel and can synchronize with black or red. Even though the program is trivial, it contains a bug: when the student executed the program, it produced a deadlock. Then, the student used FDR4 to produce the graph on the left in Figure 5. This is a static graph that represents all possible traces. It includes the expected ones (e.g., \(\docsup \text{betred}, \text{red}, \text{prize} \)), but it also includes four nodes that represent deadlocks (e.g., with the trace \(\docsup \text{betblack} \)). At this point, the student knows that his program can produce a deadlock, but why the deadlock is produced remains unclear for him.

To complement the static information produced by the FDR4 graph, the student used CSP-Tracker to inspect a single computation. Fortunately, tracks include information about syntactic operators, and thus the student can observe where exactly in the program the deadlock was caused.

⁴The notation "from (9,36) to (9,42)" specifies the starting and ending positions of the term in the source code, i.e., from line 9, column 36 to line 9, column 42.

⁵An extended description of this tool is included in Section 3.




Figure 5: Graphs generated by FDR4




Figure 6: Tracks generated by CSP-Tracker

In the track (shown in Figure 6 left), it is clear that process ROULETTE deadlocked after \sqcap , and process CROUPIER deadlocked after betred \rightarrow . At this point, the student realized that the external choice (node 4) randomly selected the fourth branch (i.e., line 10). Hence, event betred was activated (node 8). On the other hand, the internal choice (node 5), randomly activated event black, and thus the deadlock occurred (one branch tried to synchronize with black and the other with red). The student corrected this problem replacing the internal choice by an external choice: ROULETTE = black \rightarrow SKIP \sqcap red \rightarrow SKIP

should be ROULETTE = black \rightarrow SKIP \square red \rightarrow SKIP.

After the program was corrected, the student generated again both the FDR4 graph (shown in Figure 5 right) and the track (shown in Figure 6 right). The syntactic information of the track is very helpful to identify the problem with precision in the program, and also to understand the different behavior of the internal and the external choices. In fact, we can observe in the track an interesting phenomenon that is not obvious for those not familiar with the semantic rules of external choice (see Figure 8): In the execution, it is possible to execute the three external choices (see nodes 4, 6 and 7 in the track on the left), even though only the first branch of the first choice was finally developed. The intuition would say that once we have executed a branch of a choice, the other branch cannot be developed. But this is not true according to the semantics (external choices can develop both branches while τ events happen), and according to the track.

3. RELATED WORK

Computing CSP tracks is a complex task due to the non-deterministic execution of processes, dead-locks, non-terminating processes and mainly synchronizations. This is probably the reason why no correctness result exists that formally relates the track of a specification to its execution. This semantic relation is needed as it will allow us to prove important properties (such as correctness and completeness) of the techniques and tools based on tracking.

To the best of our knowledge, there does not exist any attempt to define and build tracks for CSP. Contrarily, there exists a lot of work associated with the study of CSP traces. In particular, there exist several structured trace models that provide more information than the flat list of events provided by standard traces. Two such trace models are *View-Centric Reasoning* (VCR) [49] and *structural traces* [4]. CSP and VCR tracing are both based on recording the events in a single, fairly flat trace. A VCR trace is similar to a CSP trace, but instead of recording a sequence of single events in a trace, the observer records a sequence of multisets, where each multiset represents events that can be executed in parallel. In structural tracing a structure is built up that reflects the parallel and sequential composition of the processes being traced. Traces can be composed in parallel with the || operator, and these parallel-composed traces may appear inside normal sequential traces. The following provides an example:

Example 2. Consider the following CSP process:

$$\mathtt{MAIN} = (\mathtt{a} \to \mathtt{b} \to \mathtt{SKIP}) \underset{\{\mathtt{a}\}}{||} (\mathtt{a} \to \mathtt{c} \to \mathtt{SKIP})$$

We have the following maximal CSP traces: $\langle a,b,c \rangle$ and $\langle a,c,b \rangle$. The possible maximal VCR traces are 7 $\langle a,b,c \rangle$, $\langle a,c,b \rangle$ and $\langle a,\{b,c\} \rangle$. Note that $\{b,c\}$ is explicitly saying that b and c could happen at the same time. In structural tracing, there is only one maximal trace: $\langle a,b \rangle \mid \mid \langle a,c \rangle$. Note that a single occurrence of an event is recorded multiple times (once by each process engaging it) and when a process runs several sub-processes in parallel, information about the ordering of events between processes is lost. For instance, for trace $\langle a,a,a,a \rangle \mid \langle b,b,b \rangle$, we cannot tell whether all the events a must occur before all the events a, vice versa or any other possible pattern.

In addition to the usual model of traces, there exist other denotational models in CSP to study the circumstances under which processes can deadlock (the *stable failures model*), and also the circumstances

⁶ Although the solution of the student removes the deadlock, it makes the ROULETTE process to lose its non-deterministic nature. A better solution would be to amend CROUPIER:

⁷We write multisets of size one without set notation.

under which processes can livelock (the *divergences model*) [43]. All of them produce sets of traces that satisfy some property of interest, and they are definitely useful to express the meaning of a specification.

We introduced tracks and explained its usefulness for a reduced subset of CSP in [35]. In this article we extend and complete that work by extending the syntax to a wide subset of CSP able to specify almost all industrial processes (i.e., it includes operators such as Hiding, Renaming and Conditional choice; it allows variables as parameters of processes; etc.). Moreover, this article includes the proofs of the technical results, the implementation of a CSP tracker and its empirical evaluation, and new interesting results such as a way to extract traces from tracks.

The data structure produced by FDR4's debugger is the most similar to our notion of tracks. FDR4's debugger generates counterexamples to refinement assertions that are represented with a data structure that is in many aspects related to our tracks. First, as it happens with our tracks, the debug viewer can represent several behaviours of particular machines all together, and how they relate (each behavior is represented with a sequence of events, and events that are vertically aligned are synchronised). The main difference between this data structure and our tracks is that our tracks explicitly represent the relation between the sequence of events, and the source code that produced these events, in such a way that the analyst knows exactly what part of the code is being activated when an event, a choice, a parallel execution, etc. happens. Moreover, graphs produced by FDR4 are labeled transition systems (LTS), thus nodes represent states, and arcs model transitions through the occurrence of events. Contrarily, tracks are not LTS. In a track, nodes are not states, but terms of the source code (such as prefixes, choice operators or parallel operators). Arcs can be of two types: control-flow and synchronization. Control-flow arcs represent the flow of control from one node to another one. They describe that the activation of one node happened after the activation of another node. For instance, if we consider the specification $a \to SKIP \square b \to SKIP$ and the trace $\langle a \rangle$, then the track explains that prefix a was activated after choice operator \(\subseteq \) was activated, thus the control flow passed from \(\subseteq \) to a. This relation of the trace with the source code is missing in FDR4's graphs, and it can be useful, e.g., for program comprehension (see Section 2.2). In tracks, synchronizations always connect two nodes that contain two (possibly different) prefixes whose events synchronized. Hence, it explicitly says what two prefixes of the source code are being synchronized.

FDR4 also uses an LTS to represent computations using the command :graph. This graph is also different to a track, because it also lacks source code information, and moreover, it is a static data structure (it represents all possible computations) while a track is dynamic (it represents one particular computation).

Concerning the idea of confluence, introduced by Milner in [38, 39] and explored in the context of CSP by Roscoe [44, 45, 46] and used to analyse the applicability of partial-order methods in, e.g., [54], a track ensures confluence according to Lemma 10.3 in [46], because tracks are a form of truly concurrent semantics where all forms of choice other than parallel scheduling have been resolved.

Some other related work has been proposed in the context of the static analysis of CSP. In this area, some analyses are based on the use of a data structure that approximates all possible derivations of a CSP specification. Of course, this is radically different to our approach because a track is a dynamic structure that could be infinite, while their data structures are finite representations of possibly infinite derivations. Moreover, tracks are confident data structures (i.e., tracks are reliable—possibly infinite—representations of a computation), while their data structures are approximations. The similitude with our work appears in the fact that some of their data structures also use a mapping to the source code, and thus they are able to relate a derivation with the part of the source code that is needed to perform this derivation. For instance, Brückner and Wehrheim [5] proposed a data structure based on the standard program dependence graph [14]. It is useful for program slicing but it is insufficient for other analyses that need a context-sensitive graph [25] (i.e., each different process call has a different representation). Later, a similar data structure that was context-sensitive was proposed in [32]. This structure is a graph, the context-sensitive control flow graph, that represents all possible computations (and maybe some unfeasible ones) of a CSP specification. In contrast, the dynamic approach presented here only represents one feasible computation. Other similar approaches, all of them static, are [7, 17].

4. THE SYNTAX AND SEMANTICS OF CSP

In order to make the paper self-contained, we recall in this section the syntax and semantics of CSP. Figure 7 summarizes the syntax constructs used in CSP specifications [43]. A *specification* is viewed as a finite set of process definitions. The left-hand side of each definition is the name of a process, which is defined in the right-hand side (abbrev. *rhs*) by means of an expression that can be a call to another process or a combination of the following operators:

```
Domains
                                  M, N \ldots \in \mathcal{N}
                                                       (Process names)
                                  P, Q \dots \in \mathcal{P}
                                                       (Processes)
                                  a, b \dots \in \Sigma
                                                       (Events)
                                                       (Events with variables)
                                  x, y \ldots \in \Sigma_{\mathcal{V}}
S
                                                    (Entire specification)
                \{D_1,\ldots,D_n\}
D
                N = P
                                                    (Process definition)
                                                                                          \overline{EV_n} = EV_1, \dots, EV_n
                N(\overline{EV_n}) = P
                                                    (Parameterized process)
                M
                                                    (Process call)
                M(\overline{EV_n})
                                                    (Parameterized process call)
                CO \rightarrow P
                                                    (Prefixing)
                P \sqcap Q
                                                    (Internal choice)
                P \square Q
                                                    (External choice)
                P \not< Bool \not> Q
                                                    (Conditional choice)
                P ; Q
                                                    (Sequential composition)
                    (Synchronized parallelism)
                   \{\overline{EV_n}\}
                P \setminus \{\overline{EV_n}\}
                                                    (Hiding)
                                                                                           \Re \subseteq \Sigma_{\mathcal{V}} \times \Sigma_{\mathcal{V}}
                P[\Re]
                                                    (Renaming)
                SKIP
                                                    (Skip)
                STOP
                                                    (Stop)
CO
               EV \mid CO?EVI \mid CO!EV
                                                    (Compound Object)
EVI
                EV \mid v:T
                                                    (Input event with Variables) T \subseteq \Sigma,
         ::=
                                                                                           v is a variable
EV
         ::=
               a \mid v \mid EV.EV
                                                    (Event with Variables)
                                                                                           v is a variable
Bool
                true \mid false \mid Bool \vee Bool (Boolean expression)
                Bool \land Bool \mid \neg Bool
                EV = EV \mid EV \neq EV
```

Figure 7: Syntax of CSP specifications

Prefixing (\rightarrow) It specifies that the compound object CO must happen before process P. Compound objects represent events and communications.

Internal choice (\sqcap) The system chooses non-deterministically to execute one of the two processes P or Q.

External choice (\square) It is similar to internal choice but the choice comes from the external environment (e.g., the user).

Conditional choice ($\not \in Bool \not >$) It is a choice that depends on a condition, i.e., it is equivalent to if Bool then P else Q.

- (Sequential composition ;) It specifies a sequence of two processes. If the first one (successfully) finishes, the second can start.
- Synchronized parallelism $(\frac{||}{EV_n})$ Both processes are executed in parallel with a set $\{\overline{EV_n}\}$ of synchronized
 - events. In absence of synchronizations both processes can execute in any order. Whenever a synchronized event $a \in \{\overline{EV_n}\}$ happens in one of the processes it must also happen in the other at the same time. Whenever the set of synchronized events is not specified, it is assumed that processes are synchronized in all common events. A particular case of parallel execution is *interleaving* where no synchronizations exist (i.e., $\{\overline{EV_n}\} = \emptyset$). It is often denoted with the operator |||.
- Hiding (\) Process P is executed with a set of hidden events $\{\overline{EV_n}\}$. Hidden events are not observable from outside the process, and thus, they cannot synchronize with other processes.
- Renaming ($[\Re]$) Process P is executed with a set of renamed events specified with the total mapping \Re . An event a renamed as b behaves internally as a but it is observable as b from outside the process.
- Skip (SKIP) It is a process that successfully finishes. It allows us to continue the next sequential process if any.
- Stop (STOP) Synonymous with deadlock. It is a process that finishes and it does not allow the next sequential process to continue if any.

The domain Σ of events contains basic symbols such as a that can be compounded to produce communications:

- Input (?) It is used to receive a message from another process. For instance, if $A \subseteq \Sigma$ is any set of events and, for each $x \in A$, we have defined a process P(x), then $c?x : A \to P(x)$ defines the process which accepts any element a of A and then behaves like the appropriate P(a).
- Output (!) It is complementary to the input. In this case, c!x is used to send message x.

We allow events that have been constructed out of any finite number of parts using the infix dot '.' (which is assumed to be associative), e.g., c.a.

We now recall the standard operational semantics of CSP as defined by A.W. Roscoe [43]. It is presented in Figure 8 as a logical inference system. A *state* of the semantics is a process to be evaluated called the *control*. The inference system starts with an initial state, and the rules of the semantics are used to infer how this state evolves. When no rules can be applied to the current state, the computation finishes. The rules of the semantics change the states of the computation due to the occurrence of events. The set of possible events is $\Sigma \cup \{\tau, \checkmark\}$. Events in $\Sigma = \{a, b, \ldots\}$ are visible from the external environment, and can only happen with its co-operation (e.g., actions of the user). The special event τ cannot be observed from outside the system and it is an internal event that happens automatically as defined by the semantics. \checkmark is a special event representing the successful termination of a process. We use the special symbol Ω to denote any process that successfully terminated.

In order to perform computations, we construct an initial state (e.g., MAIN) and (non-deterministically) apply the rules of Figure 8. The intuitive meaning of each rule is the following:

- ((Parameterized) Process Call) In a process call, the call is unfolded and the right-hand side of process N becomes the new control. In a parameterized process call, the behavior is the same, but in this case we use function $subs(\overline{a_n}, \overline{x_n}, rhs(N))$ to substitute the appropriate part of $\overline{a_n}$ for each identifier in rhs(N) bound by $\overline{x_n}$. This equals rhs(N) if there are no identifiers bound.
- (Prefixing) When event co occurs, process P becomes the new control. The only way communications are introduced into the operational semantics is via the prefixing operation $co \to P$. In general, co may be a compound object, perhaps involving much computation to work out what it represents. The prefix co may represent a range of possible communications and bind one or more identifiers in P. comms(co) is the set of communications described by co. We deal only with closed terms:

(Process Call)	(Parameterized Process Call)
$\overline{N \stackrel{\tau}{\longrightarrow} rhs(N)}$	$\overline{N(\overline{a_n})} \xrightarrow{\tau} subs(\overline{a_n}, \overline{x_n}, rhs(N))$ where $N(\overline{x_n}) = rhs(N) \in \mathcal{S}$ with $\overline{x_n} \in \Sigma_{\mathcal{V}} \land \overline{a_n} \in \Sigma$
(Prefixing)	(SKIP)
$\overline{(co \to P) \xrightarrow{a} subs(a, co, P)} a \in comms(co)$	${SKIP}\overset{\checkmark}{\longrightarrow}\Omega$
(Internal Choice 1)	(Internal Choice 2)
$\overline{(P\sqcap Q)\stackrel{\tau}{\longrightarrow} P}$	$\overline{(P\sqcap Q)\stackrel{\tau}{\longrightarrow} Q}$
(External Choice 1)	(External Choice 2)
$\frac{P \xrightarrow{\tau} P'}{(P \square Q) \xrightarrow{\tau} (P' \square Q)}$	$\frac{Q \xrightarrow{\tau} Q'}{(P \square Q) \xrightarrow{\tau} (P \square Q')}$
(External Choice 3)	(External Choice 4)
$\frac{P \xrightarrow{e} P'}{(P \square Q) \xrightarrow{e} P'} e \in \Sigma \cup \{\checkmark\}$	$\frac{Q \xrightarrow{e} Q'}{(P \square Q) \xrightarrow{e} Q'} e \in \Sigma \cup \{\checkmark\}$
(Conditional Choice 1)	(Conditional Choice 2)
${(P\not< Bool\not>Q)\stackrel{\tau}{\longrightarrow}P}\text{ if }Bool=true$	${(P \not < Bool \not > Q) \xrightarrow{\tau} Q} \text{ if } Bool = false$
(Sequential Composition 1)	(Sequential Composition 2)
$\frac{P \xrightarrow{e} P'}{(P;Q) \xrightarrow{e} (P';Q)} e \in \Sigma \cup \{\tau\}$	$\frac{P \xrightarrow{\checkmark} \Omega}{(P;Q) \xrightarrow{\tau} Q}$
(Synchronized Parallelism 1)	(Synchronized Parallelism 2)
$\frac{P \xrightarrow{e'} P'}{(P Q) \xrightarrow{e} (P' Q)} \begin{array}{c} (e = e' \in \Sigma \backslash X) \lor \\ (e = \tau \land e' \in \{\tau, \checkmark\}) \end{array}$	$\frac{Q \xrightarrow{e'} Q'}{(P Q) \xrightarrow{e} (P Q')} \begin{array}{c} (e = e' \in \Sigma \backslash X) \lor \\ (e = \tau \land e' \in \{\tau, \checkmark\}) \end{array}$
(Synchronized Parallelism 3)	(Synchronized Parallelism 4)
$\frac{P \xrightarrow{a} P' Q \xrightarrow{a} Q'}{(P Q) \xrightarrow{a} (P' Q')} a \in X$	${(\Omega \Omega) \xrightarrow{\checkmark} \Omega}$
(Hiding 1)	(Hiding 2)
$\frac{P \xrightarrow{a} P'}{(P \backslash B) \xrightarrow{\tau} (P' \backslash B)} \ a \in B$	$\frac{P \xrightarrow{e} P'}{(P \backslash B) \xrightarrow{e} (P' \backslash B)} \ (e \in \Sigma \land e \not \in B) \lor (e = \tau)$
(Hiding 3)	
$\xrightarrow{P \xrightarrow{\checkmark} \Omega}$	
$(P \backslash B) \xrightarrow{\checkmark} \Omega$	
(Renaming 1)	(Renaming 2)
$\frac{P \xrightarrow{e'} P'}{(P[\Re]) \xrightarrow{e} (P'[\Re])} \begin{array}{c} (e, e' \in \Sigma \land e' \Re e) \lor \\ (e = e' = \tau) \end{array}$	$\frac{P \xrightarrow{\checkmark} \Omega}{(P[\![\Re]\!]) \xrightarrow{\checkmark} \Omega}$

Figure 8: CSP's operational semantics

processes with no free identifiers. Using this, it is possible to handle most of the situations that can arise, making sure that each identifier has been substituted by a concrete value by the time we need to know it.

(SKIP) After SKIP, the only possible event is \checkmark , which denotes the successful termination of the (sub)computation with the special symbol Ω . There is no rule for Ω (neither for STOP), hence, this (sub)computation

- putation has finished.
- (Internal Choice 1 and 2) The system, with the occurrence of the internal event τ , (non-deterministically) selects one of the two processes P or Q which is the new control.
- (External Choice 1, 2, 3 and 4) The occurrence of τ develops one of the branches. The occurrence of an event $e \neq \tau$ is used to select one of the two processes P or Q and the control changes according to the event.
- (Conditional Choice 1 and 2) The condition Bool is evaluated. If it is true, process P is put in the control, if it is false, process Q is.
- (Sequential Composition 1) In P; Q, P can evolve to P' with any event except \checkmark . Hence, the control becomes P'; Q.
- (Sequential Composition 2) When P successfully finishes (with event \checkmark), Q can start. Note that \checkmark is hidden from outside the whole process becoming τ .
- (Synchronized Parallelism 1 and 2) When an event $e \notin X$ or events τ or \checkmark occur in a branch, the corresponding process (either P or Q) evolves accordingly. Note that \checkmark is hidden from outside the whole process becoming τ .
- (Synchronized Parallelism 3) When a visible event $a \in X$ happens, it is required that both processes synchronize, P and Q are executed at the same time and the control becomes P' || Q'.
- (Synchronized Parallelism 4) When both processes have successfully terminated the control becomes Ω and the event \checkmark is visible from outside.
- (Hiding 1 and Hiding 2) When event $a \in B$ ($B \subseteq \Sigma$) occurs in P, it is hidden, and thus changed to τ so that it is not observable from outside P. Contrarily, when event $a \notin B$ occurs in P, it behaves normally.
- (Hiding 3) When P finishes (\checkmark happens), the control becomes Ω .
- (Renaming 1) Whenever an event a happens in P, it is renamed to b ($a \Re b$) so that, externally, only b is visible. Renaming has no effect on events renamed to themselves ($a \Re a$), τ and \checkmark .
- (Renaming 2) When P finishes (\checkmark happens), the control becomes Ω .

We illustrate the semantics with the following example.

Example 3. Consider the next CSP specification:

$$\begin{aligned} & \texttt{MAIN} = (\texttt{b} \to \texttt{STOP}) ~ [\![~\texttt{b} ~\Re ~\texttt{a} ~]\!] ~ \| ~ (\texttt{P} ~\square ~ (\texttt{b} \to \texttt{STOP})) \\ & \texttt{P} = (\texttt{a} \to \texttt{SKIP}) ~; ~\texttt{STOP} \end{aligned}$$

If we use MAIN as the initial state to execute the semantics, we get the computation shown in Figure 9 where the final state is STOP $[\![b] \Re a]\!] |\![STOP]$. This computation corresponds to the execution of the left

branch of the choice (i.e., P) and thus event a occurs forcing a synchronization between both processes. Each rewriting step is labeled with the applied rule, and the example should be read from top to bottom.

$$(Process \ Call) \qquad \frac{|AIN \xrightarrow{\tau} ((b \to STOP)[[b \Re a]] \| (P\square(b \to STOP)))}{(P\square(b \to STOP))} \\ (Synchronized Parallelism 2) \qquad \frac{(Process \ Call)}{(P\square(b \to STOP))} \xrightarrow{\tau} (a \to SKIP); STOP) \\ (b \to STOP)[[b \Re a]] \| (P\square(b \to STOP)) \xrightarrow{\tau} (STOP)[[b \to STOP)) \\ (b \to STOP)[[b \Re a]] \| (((a \to SKIP); STOP)\square(b \to STOP)) \\ (b \to STOP)[[b \Re a]] \| (((a \to SKIP); STOP)\square(b \to STOP)) \\ (Synchronized Parallelism 3) \qquad \frac{Der_1 \quad Der_2}{State_1} \xrightarrow{a} (STOP[[b \Re a]] \| (SKIP; STOP)) \\ (a_1) \qquad (b \to STOP) \xrightarrow{b} STOP \\ (a_2) \qquad (b \to STOP)[[b \Re a]] \xrightarrow{a} STOP[[b \Re a]] \\ (b \to STOP)[[b \Re a]] \qquad (c) \qquad (c)$$

Figure 9: A computation with the operational semantics from Fig. 8

5. TRACKING COMPUTATIONS

In this section, we provide a definition of a CSP track. Firstly, we introduce some notation that will be used throughout the paper.

A track is formed by the sequence of expressions that are evaluated during an execution. These expressions are conveniently connected to form a graph. However, several program analysis techniques such as program slicing make use of the locations of program expressions, and thus, this notion of track is insufficient for them. Therefore, we want our tracks to also store the location of each literal (i.e., events, operators and process names) in the specification so that the track can be used to know what portions of the source code have been executed and in what order. Note that this means that tracks contain dynamic and static information, i.e., the actual value of a term (with variable substitution according to the dynamic information available at execution time) is stored in the track. Additionally, the corresponding position of this term in the specification is also stored.

The inclusion of source positions in the track implies an additional level of complexity in the semantics, but the benefits of providing tracks with this additional information are clear and, for some applications, essential. Therefore, we use labels (that we call $specification\ positions$) to uniquely identify each literal in a specification. This roughly corresponds to nodes in the CSP specification's abstract syntax tree. We define a function Pos to obtain the specification position of an element of a CSP specification. It is defined over nodes of the abstract syntax tree of this CSP specification. Formally,

Definition 1. (Specification position) A specification position is a pair (N, w) where $N \in \mathcal{N}$ and w is a chain of natural numbers separated by dots $n_1.n_2.n_3...n_m$. We use Λ to denote the empty chain. We let $\mathcal{P}os(t)$ denote the specification position of a term t. Each (parameterized) process definition N = P or $N(\overline{x_n}) = P$ of a CSP specification is labeled with specification positions. The specification position of its left-hand side is respectively $\mathcal{P}os(N) = (N,0)$ or $\mathcal{P}os(N(\overline{x_n})) = (N(\overline{x_n}),0)$.

The right-hand side is labeled with the call $AddSpPos(P,(N,\Lambda))$; where function AddSpPos is defined as shown in Figure 10.

```
\mathsf{AddSpPos}(P,(N,w)) = \begin{cases} P_{(N,w)} & \text{if} \quad P \in \mathcal{N} \\ P_{(N,w)}(\overline{x_n}) & \text{if} \quad P \in \mathcal{N} \land \overline{x_n} \in \Sigma_{\mathcal{V}} \\ STOP_{(N,w)} & \text{if} \quad P = STOP \\ SKIP_{(N,w)} & \text{if} \quad P = SKIP \\ co_{(N,w.1)} \to_{(N,w)} \mathsf{AddSpPos}(Q,(N,w.2)) & \text{if} \quad P = co \to Q \\ \mathsf{AddSpPos}(Q,(N,w.1))\backslash_{(N,w)}B & \text{if} \quad P = Q\backslash B \\ \mathsf{AddSpPos}(Q,(N,w.1))[\Re]_{(N,w)} & \text{if} \quad P = Q[\Re] \\ \mathsf{AddSpPos}(Q,(N,w.1)) \ op_{(N,w)} \ \mathsf{AddSpPos}(R,(N,w.2)) & \text{if} \quad P = Q \ op \ R \\ \forall \ op \in \{\sqcap, \sqcap, \not< \not>, \parallel, ;\} \end{cases}
```

Figure 10: Defintion of function AddSpPos

Example 4. Consider the following CSP specification where terms are labeled with their associated specification positions (they are underlined) so that labels are unique:

$$\begin{split} & \texttt{MAIN}_{\underline{(\texttt{MAIN},0)}} = P(\texttt{a})_{\underline{(\texttt{MAIN},1)}} \underset{\{\texttt{b}\}}{\parallel}_{\underline{(\texttt{MAIN},\Lambda)}} (\texttt{b}_{\underline{(\texttt{MAIN},2.1)}} \rightarrow_{\underline{(\texttt{MAIN},2)}} \texttt{STOP}_{\underline{(\texttt{MAIN},2.2)}}) \\ & P(\texttt{x})_{(\texttt{P},0)} = (\texttt{x}_{(\texttt{P},1.1)} \rightarrow_{(\texttt{P},1)} \texttt{SKIP}_{(\texttt{P},1.2)}) \not< \texttt{x} = \texttt{c} \not>_{(\texttt{P},\Lambda)} (\texttt{b}_{(\texttt{P},2.1)} \rightarrow_{(\texttt{P},2)} \texttt{SKIP}_{(\texttt{P},2.2)}) \end{split}$$

In the following, specification positions will be represented with greek letters $(\alpha, \beta, ...)$ and we will often use indistinguishably a term and its corresponding specification position when it is clear from the context (e.g., in Example 4 we will refer to (MAIN, 2.1) as b).

In order to introduce the formal definition of track, we need first to define the concept of *control-flow*, which refers to the order in which the terms of a CSP specification are executed. Intuitively, the control can pass from a specification position α to a specification position β iff an execution exists where α is executed before β . This notion of control-flow is similar to the control-flow used in the *control-flow graphs* (CFG) [53] of imperative programming. We have adapted the same idea to CSP where choices and parallel composition appear; and in a similar way to the CFG, we use this definition to draw control arcs in our tracks. Formally,

Definition 2. (Static control-flow) Given a CSP specification S and two specification positions α, β in S, we say that the control can pass from α to β , denoted by $\alpha \Rightarrow \beta$, iff one of the following conditions holds:

i)
$$\alpha = N \wedge \beta = first((N, \Lambda))$$
 with $N = rhs(N) \in \mathcal{S} \vee \alpha = N(\overline{x_n}) \wedge \beta = first((N(\overline{x_n}), \Lambda))$ with $N(\overline{x_n}) = rhs(N(\overline{x_n})) \in \mathcal{S}$

ii)
$$\alpha \in \{ \sqcap, \sqcap, \not < \not>, || \} \land \beta \in \{first(\alpha.1), first(\alpha.2) \}$$

iii)
$$\alpha \in \{\rightarrow, ; \} \land \beta = first(\alpha.2)$$

- iv) $\alpha = \beta.1 \land \beta = \rightarrow$
- v) $\alpha \in last(\beta.1) \land \beta = ;$
- vi) $\alpha \in \{\setminus, [\![]\!]\} \land \beta = first(\alpha.1)$

where $first(\gamma)$ is the specification position of the subprocess denoted by γ which must be executed first:

$$first(\gamma) = \begin{cases} \gamma.1 & \text{if } \gamma = \rightarrow \\ first(\gamma.1) & \text{if } \gamma = ; \\ \gamma & \text{otherwise} \end{cases}$$

and $last(\gamma)$ is the set of all possible successful termination points of the subprocess denoted by γ :

$$last(\gamma) = \begin{cases} \{\gamma\} & \text{if } \gamma = \text{SKIP} \\ \emptyset & \text{if } \gamma = \text{STOP} \vee \\ (\gamma = || \land (last(\gamma.1) = \emptyset \vee last(\gamma.2) = \emptyset)) \end{cases}$$

$$last(\gamma.1) \cup last(\gamma.2) & \text{if } \gamma \in \{\sqcap, \sqcap, \not < \not >\} \vee \\ (\gamma = || \land last(\gamma.1) \neq \emptyset \wedge last(\gamma.2) \neq \emptyset) \end{cases}$$

$$last(\gamma.1) & \text{if } \gamma \in \{\backslash, \llbracket \ \rrbracket \}$$

$$last(\gamma.2) & \text{if } \gamma \in \{\rightarrow, ; \}$$

$$last((N, \Lambda)) & \text{if } \gamma = N$$

$$last((N(\overline{x_n}), \Lambda)) & \text{if } \gamma = N(\overline{x_n}) \end{cases}$$

For instance, in Example 4 we can observe how the control can pass from a specification position to another one. For instance, we have $(P, \Lambda) \Rightarrow (P, 1.1)$ and $(P, \Lambda) \Rightarrow (P, 2.1)$ due to rule ii). And $(MAIN, 2.1) \Rightarrow (MAIN, 2)$ due to rule iv); $(MAIN, 2) \Rightarrow (MAIN, 2.2)$ due to rule iii) and $(MAIN, 1) \Rightarrow (P, \Lambda)$ due to rule i).

We also need to define the notions of rewriting step and derivation.

Definition 3. (Rewriting Step, Derivation) Given a CSP process P, a rewriting step for P, denoted by $P \stackrel{\Theta}{\leadsto} P'$, is the transformation of P into P' by using a rule of the CSP semantics. Therefore, $P \stackrel{\Theta}{\leadsto} P'$ iff a rule of the form $\frac{\Theta}{P \stackrel{e}{\to} P'}$ is applicable, where $e \in \Sigma \cup \{\tau, \checkmark\}$ and Θ contains 0, 1 or 2 rewriting steps that can be executed in any order. Given a CSP process P_0 , we say that the sequence $P_0 \stackrel{\Theta_0}{\leadsto} \dots \stackrel{\Theta_n}{\leadsto} P_{n+1}$, $n \geq 0$, is a derivation of P_0 iff $\forall i, 0 \leq i \leq n, P_i \stackrel{\Theta_i}{\leadsto} P_{i+1}$ is a rewriting step. We say that the derivation is complete iff there is no possible rewriting step for P_{n+1} . We say that the derivation has successfully finished iff P_{n+1} is Ω .

For instance, one (possible) complete derivation of Example 4 is:

$$\begin{array}{ll} \text{MAIN} & \underset{(PC)}{\leadsto} & P(a) \parallel (b \to STOP) \\ & \underset{(SP1)}{\leadsto} & ((a \to SKIP) \not < a = c \not > (b \to SKIP)) \parallel (b \to STOP) \\ & \underset{(SP1)}{\leadsto} & (b \to SKIP) \parallel (b \to STOP) \\ & \underset{(SP3)}{\leadsto} & SKIP \parallel STOP \\ & \underset{\{b\}}{\leadsto} & \\ \end{array}$$

where the rules applied in each rewriting step (ignoring subderivations) are (Process Call), (Synchronized Parallelism 1) and (Synchronized Parallelism 3) (abbrev. (PC), (SP1) and (SP3), respectively). Observe that this derivation has not successfully finished.

Function last of Definition 2 can be used to determine the last specification position in a derivation. However, this function computes all possible final specification positions, and a particular derivation only reaches some of them. Therefore, we will use in the following a modified version of last called last' whose behavior is exactly the same as last except in the case of choices where only one of the branches is selected.

For each derivation $(P \sqcap Q \overset{\Theta}{\leadsto} P)$ or $(P \not< Bool \not> Q \overset{\Theta}{\leadsto} P)$ or $(P \sqcap Q \overset{\Theta_0}{\leadsto} \dots \overset{\Theta_n}{\leadsto} P', n \ge 0$ such that $P\overset{\Theta'_0}{\leadsto}\dots\overset{\Theta'_m}{\leadsto}P', m\geq 0), \text{ we have that } last'(P\sqcap Q)=last'(P\not< Bool\not>Q)=last'(P\sqcap Q)=last'(P).$ Similarly, for each derivation $(P\sqcap Q\overset{\Theta}{\leadsto}Q)$ or $(P\not< Bool\not>Q\overset{\Theta}{\leadsto}Q)$ or $(P\sqcap Q\overset{\Theta_n}{\leadsto}Q', n\geq 0)$ such

that $Q \overset{\Theta'_0}{\leadsto} \ldots \overset{\Theta'_m}{\leadsto} Q', m \geq 0$), we have that $last'(P \sqcap Q) = last'(P \not \subset Bool \not > Q) = last'(P \sqcap Q) = last'(Q)$

Note that, while *last* is static, *last'* is dynamic. It is defined in the context of a particular derivation which implies one particular way of resolving any non-determinism. The same happens with the definition of control-flow. Control-flow is defined statically and says whether the control can pass from α to β in some derivation. However, the track is a dynamic structure produced for a particular derivation. Therefore, we produce a dynamic version of the definition of control-flow which is defined for a particular derivation.

Definition 4. (Dynamic control-flow) Let S be a CSP specification and D a derivation in S. Given two specification positions α, β in S, we say that the control can dynamically pass from α to β , denoted by $\alpha \Rightarrow \beta$, iff the control can pass from α to β ($\alpha \Rightarrow \beta$) in derivation D. For each $P \stackrel{\Theta}{\leadsto} P' \in D$ and for all rewriting steps in Θ , we have that:

- 1. if P is a prefixing $(co \to Q)$ or a sequential composition (Q;R), then $\mathcal{P}os(co) \Rrightarrow \mathcal{P}os(\to)$ or $\forall p \in last'(Q), \mathcal{P}os(p) \Rrightarrow \mathcal{P}os(;)$ respectively,
- 2. if $P \Rightarrow first(P'')$ where $P'' \stackrel{\Theta'}{\leadsto} P''' \in \Theta$, then $\mathcal{P}os(P) \Rightarrow \mathcal{P}os(first(P''))$,
- 3. if $P \Rightarrow first(P')$, then $Pos(P) \Rightarrow Pos(first(P'))$.

Clauses 1, 2 and 3 define the cases in which the control passes between two specification positions in a given derivation. In clause 1, if we have a prefixing in the control then Θ is empty and the rewriting step applied is of the form $\frac{a}{(co \to P) \xrightarrow{a} subs(a, co, P)} \text{ with } a \in comms(co).$ In this case, clause 1 guarantees that the control can dynamically pass from co to \to ; and clause 3 guarantees that the control can dy-

namically pass from \rightarrow to subs(a, co, P). However,

sometimes Θ is not empty, and the rewriting step

is of the form $P'' \xrightarrow{e'} P'''$. Here, clause 2 ensures that the control can dynamically pass from P to P''; and clause 3 ensures that the control can dynamically pass from P to P' and from P'' to P'''. For instance, it is possible to have a rewriting step to evaluate process $P \square P'$. Clearly, the control can pass from \square to both P and P' ($\square \Rightarrow P$ and $\square \Rightarrow P'$), but in the rewriting step the control will only pass to one of them ($\square \Rightarrow P$ or $\square \Rightarrow P'$). In this case, clauses 2 and 3 are used.

$$\begin{array}{ll} \text{MAIN} & \underset{(PC)}{\overset{\longleftarrow}{\hookrightarrow}} & P(a) \parallel (b \to STOP) \\ & \underset{(SP1)}{\overset{\longleftarrow}{\hookrightarrow}} & ((a \to SKIP) \not < a = c \not > (b \to SKIP)) \parallel (b \to STOP) \\ & \underset{(SP1)}{\overset{\longleftarrow}{\hookrightarrow}} & (b \to SKIP) \parallel (b \to STOP) \\ & \underset{(SP3)}{\overset{\longleftarrow}{\hookrightarrow}} & SKIP \parallel STOP \\ & \underset{(SP3)}{\overset{\longleftarrow}{\hookrightarrow}} & \underbrace{\Omega \parallel STOP}_{\{b\}} \\ & \underset{(SP2)}{\overset{\longleftarrow}{\hookrightarrow}} & \underbrace{\Omega \parallel \bot}_{\{b\}} \\ & \underbrace{SP2} & \underbrace{\Omega \parallel \bot}_{\{b\}} \\ \end{array}$$

(a) Derivation with the extended semantics




Figure 11: Derivation and track associated with the specification of Example 4

We are now in a position to formally define the concept of track of a derivation.

Definition 5. (Track) Given a CSP specification S, and a derivation D in S, the track of D is a graph $G = (N, E_c, E_s)$ where N is a set of nodes uniquely identified with a natural number and that are labeled with specification positions (l(n) refers to the label of node n), and arcs are divided into two groups:

- control-flow arcs (E_c) are a set of one-way arcs (denoted with \mapsto) representing the control-flow between two nodes, and
- synchronization arcs (E_s) are a set of two-way arcs (denoted with \leftrightarrow) representing the synchronization of two (event) nodes;

and

1. E_c contains a control-flow arc $a \mapsto a'$ iff $a \Rightarrow a'$ with respect to \mathcal{D} , and

2. E_s contains a synchronization arc $a \leftrightarrow a'$ for each synchronization occurring in \mathcal{D} where a and a' are the nodes of the synchronized events.

The only nodes in N are the nodes induced by E_c and E_s .

Example 5. Consider again the specification of Example 4. Figure 11(a) shows a derivation computed with our extended semantics that will be explained in detail in the next section. The track associated with this derivation is shown in Figure 11(b). In the example, we see that the track is a connected and directed graph. Apart from the control-flow arcs, there is one synchronization arc between nodes (MAIN, 2.1) and (P, 2.1) representing the synchronization of event b. To illustrate the inclusion of arcs in Definition 5, we see that the arc between node 7 and node 8 is introduced according to clause 1 of Definition 4; the arc between node 3 and node 4 is introduced according to clause 3 of Definition 4 because, in the subderivation of (SP1), there is

$$a \ rewriting \ step \ (\texttt{Conditional Choice 2}) \quad \overline{((\texttt{a} \to \texttt{SKIP}) \not< \texttt{a} = \texttt{c} \not> (\texttt{b} \to \texttt{SKIP})) \stackrel{\tau}{\longrightarrow} (\texttt{b} \to \texttt{SKIP})}$$

and first(b \rightarrow SKIP) = b; similarly, the arc between nodes 5 and 6 is introduced according to clause 3 of Definition 4 because, in the subderivations of (SP3), there is a rewriting step (Prefixing) $(b \rightarrow SKIP) \xrightarrow{b} (SKIP)$

and first(SKIP) = SKIP; and the synchronization are between nodes 4 and 7 is introduced according to clause 2 of Definition 5.

The trace associated with the derivation in Figure 11(a) is $\langle b \rangle$. Therefore, note that the track is much more informative: it shows the exact processes that have been evaluated with an explicit causality relation; and, in addition, it shows the specification positions that have been evaluated and in what order.

6. INSTRUMENTING THE SEMANTICS FOR TRACKING

The generation of tracks in CSP introduces new challenges such as non-deterministic execution of processes, deadlocks, non-terminating processes and synchronizations. In this work, we design a solution that overcomes these difficulties. Firstly, we generate tracks with an augmented semantics which is conservative with respect to the standard operational semantics. Therefore, the evaluation of the semantic rules follows the standard order producing the standard trace. Moreover, the semantics generates the track incrementally, step by step. Therefore, infinite computations can be tracked until they are stopped. Hence, it is not needed to actually finish a computation to get the track of the subcomputations performed.

Example 6. In the following CSP specification two non-terminating processes run in parallel and synchronize infinitely.

$$\mathtt{MAIN}_{\underline{(\mathtt{MAIN},0)}} = \mathtt{P}_{\underline{(\mathtt{MAIN},1)}} \big\|_{\{\mathtt{a}\}} \underline{(\mathtt{MAIN},\Lambda)} \mathtt{Q}_{\underline{(\mathtt{MAIN},2)}}$$

$$\mathtt{P}_{\underline{(\mathtt{P},0)}} \, = \, \mathtt{a}_{\underline{(\mathtt{P},1)}} \!\! \to_{\underline{(\mathtt{P},\Lambda)}} \!\! \mathtt{Q}_{\underline{(\mathtt{P},2)}}$$

$$\mathbf{Q}_{\underline{(\mathbf{Q},0)}} \, = \, \mathbf{a}_{\underline{(\mathbf{Q},1)}} \!\! \to_{\underline{(\mathbf{Q},\Lambda)}} \! \mathbf{b}_{\underline{(\mathbf{Q},2.1)}} \!\! \to_{\underline{(\mathbf{Q},2)}} \!\! P_{\underline{(\mathbf{Q},2.2)}}$$

Because the computation is infinite, the track (shown in Figure 12) is also infinite.




Figure 12: Track of the program in Example 6

In the standard semantics there does not exist a rule for process STOP, and thus it produces a deadlock. Contrarily, the augmented semantics includes a special rule to handle STOP. This rule allows us to perform one additional step to generate the part of the track that represents this deadlock. This additional step does not influence the other rules of the semantics, thus it remains conservative.

This section introduces an instrumented operational semantics of CSP which generates as a side-effect the tracks associated with the computations performed with the semantics. The tracking semantics is shown in Figure 13 and Figure 14, where we assume that every term in the program has been labeled with its specification position (denoted by a subscript, e.g., P_{α}). In this semantics, a state is a tuple (P, \mathcal{G}, m) , where P is the process to be evaluated (the control), \mathcal{G} is a directed graph (i.e., the track built so far) and m is a numeric reference to the current node in \mathcal{G} . Concretely, m references the node in \mathcal{G} where the specification position of the control P must be stored. Reference m is a fresh⁸ reference generated to add new nodes to \mathcal{G} . The basic idea of the graph construction is to record the current control with the current reference in every step by connecting it to its parent. We use the notation $\mathcal{G}[m \mapsto (\alpha, t)]$ to introduce in \mathcal{G} a node labeled with term t and its specification position α ; with reference m and with successor m (a fresh reference). t is part of the expression that is being evaluated, and it usually contains variables that have been substituted by their corresponding values. For the sake of simplicity, whenever t does not contain variables, we just omit t because it can be directly inferred from the specification position. Hence, in these cases we just use $\mathcal{G}[m \mapsto \alpha]$. Successor arrows are denoted by $m \mapsto$ which means that node n is the successor of node m.

Together with the events that fire the rules of the semantics, there is an associated set Δ . This set contains references to nodes that may be synchronized. In particular, every time an event in Σ happens during the computation, its reference is stored in the set Δ of the current state. Therefore, when a synchronized parallelism is evaluated, all the events that must be synchronized are in Δ . We use the special symbol \bot to denote any process that is deadlocked. In order to perform computations, we construct an initial state (e.g., (MAIN_(MAIN,0), \emptyset , 0)) and (non-deterministically) apply the rules of Figure 13 and Figure 14. When the execution has finished or has been interrupted, the semantics has produced the track of the computation performed so far.

An explanation for each rule of the semantics follows:

- ((Parameterized) Process Call) The called process N is unfolded, node m is added to the graph with specification position α and successor n (a fresh reference). The new process in the control is rhs(N). The set Δ of events to be synchronized is put to \emptyset since no event in Σ has been fired. Parameterized process call is completely analogous, but in this case (as in the standard semantics) we need to replace all variables appearing in the right hand side of the process (rhs(N)) by their corresponding values which are the parameters $\overline{a_n}$ of N.
- (Prefixing) This rule adds nodes m (the prefix) and n (the prefixing operator) to the graph. In the new state, n becomes the parent reference and the fresh reference p represents the current reference. The new control is P with the corresponding substitution as in the standard semantics. The set Δ is $\{m\}$ to record the node associated to event a that must be synchronized when required by (Synchronized Parallelism 3).
- (SKIP and STOP) Whenever one of these rules is applied, the subcomputation finishes because Ω (for rule SKIP) and \perp (for rule STOP) are put in the control, and these special symbols have no associated rule. A node with the SKIP (respectively STOP) specification position is added to the graph.
- (Internal Choice 1 and 2) The choice operator is added to the graph, and the (non-deterministically) selected branch is put into the control with the fresh reference n as the successor of the choice operator.
- (External Choice 1, 2, 3 and 4) An external choice is able to develop both branches while τ events happen (rules 1 and 2), until an event in $\Sigma \cup \{\checkmark\}$ occurs (rules 3 and 4). This means that the semantics can

⁸We assume that fresh references are numeric and generated incrementally.

(Process Call)	${(N_{\alpha},\mathcal{G},m)\xrightarrow{(\tau,\emptyset)}(rhs(N),\mathcal{G}[m\underset{n}{\mapsto}\alpha],n)}$	
(Parameterized Process Call)	$(N_{\alpha}(\overline{a_n}), \mathcal{G}, m) \xrightarrow{(\tau, \emptyset)} (subs(\overline{a_n}, \overline{x_n}, rhs(N)), \mathcal{G}[m \mapsto (\alpha, N(\overline{a_n}))], n)$ where $N(\overline{x_n}) = rhs(N) \in \mathcal{S}$ with $\overline{x_n} \in \Sigma_{\mathcal{V}} \wedge \overline{a_n} \in \Sigma$	
(Prefixing)	$\frac{1}{(co_{\alpha} \rightarrow_{\beta} P, \mathcal{G}, m)} \xrightarrow{(a, \{m\})} (subs(a, co, P), \mathcal{G}', p)} a \in comms(co)$ where $\mathcal{G}' = \mathcal{G}[m \underset{n}{\mapsto} (\alpha, subs(a, co, co)), n \underset{p}{\mapsto} \beta]$	
(SKIP)	$\overline{(\mathtt{SKIP}_\alpha,\mathcal{G},m)\xrightarrow{(\checkmark,\emptyset)}(\Omega,\mathcal{G}[m\underset{n}{\mapsto}\alpha],n)}$	
(STOP)	$\overline{(\mathtt{STOP}_\alpha,\mathcal{G},m)\xrightarrow{(\tau,\emptyset)} (\bot,\mathcal{G}[m \underset{n}{\mapsto} \alpha],n)}$	
(Internal Choice 1)	$ {(P\sqcap_{\alpha}Q,\mathcal{G},m)\xrightarrow{(\tau,\emptyset)}(P,\mathcal{G}[m\mapsto\alpha],n)} $	
(Internal Choice 2)	$ \overbrace{(P\sqcap_{\alpha}Q,\mathcal{G},m)\xrightarrow{(\tau,\emptyset)}(Q,\mathcal{G}[m\underset{n}{\mapsto}\alpha],n)}^{n} $	
(External Choice 1)	$\frac{(P_1,\mathcal{G}',n')\xrightarrow{(\tau,\emptyset)}(P',\mathcal{G}'',n'')}{(P_1 \square_{(\alpha,n_1,n_2)}P_2,\mathcal{G},m)\xrightarrow{(\tau,\emptyset)}(P' \square_{(\alpha,n'',n_2)}P_2,\mathcal{G}'',m)}$ where $(\mathcal{G}',n')=\mathtt{FirstEval}(\mathcal{G},n_1,m,(\alpha,\square))$	
(External Choice 2)	$ \frac{(P_2,\mathcal{G}',n') \xrightarrow{(\tau,\emptyset)} (P',\mathcal{G}'',n'')}{(P_1 \square_{(\alpha,n_1,n_2)} P_2,\mathcal{G},m) \xrightarrow{(\tau,\emptyset)} (P_1 \square_{(\alpha,n_1,n'')} P',\mathcal{G}'',m)} $ where $(\mathcal{G}',n') = \mathtt{FirstEval}(\mathcal{G},n_2,m,(\alpha,\square))$	
(External Choice 3)	$\frac{(P_1,\mathcal{G}',n')\xrightarrow{(e,\Delta)}(P',\mathcal{G}'',n'')}{(P_1 \square_{(\alpha,n_1,n_2)}P_2,\mathcal{G},m)\xrightarrow{(e,\Delta)}(P',\mathcal{G}'',n'')} e \in \Sigma \cup \{\checkmark\}$ where (\mathcal{G}',n') = FirstEval $(\mathcal{G},n_1,m,(\alpha,\square))$	
(External Choice 4)	$\frac{(P_2,\mathcal{G}',n')\xrightarrow{(e,\Delta)}(P',\mathcal{G}'',n'')}{(P_1 \square_{(\alpha,n_1,n_2)}P_2,\mathcal{G},m)\xrightarrow{(e,\Delta)}(P',\mathcal{G}'',n'')} e \in \Sigma \cup \{\checkmark\}$ where $(\mathcal{G}',n') = \texttt{FirstEval}(\mathcal{G},n_2,m,(\alpha,\square))$	
(Conditional Choice 1)	${(P \not< Bool \not>_{\alpha} Q, \mathcal{G}, m) \xrightarrow{(\tau, \emptyset)} (P, \mathcal{G}[m \mapsto (\alpha, \not< true \not>)], n)} \text{if } Bool = true$	
(Conditional Choice 2)	$\frac{(I \not\subset Bool \not\supset_{\alpha} Q, \mathcal{G}, m) \xrightarrow{(\tau, \emptyset)} (I, \mathcal{G}[m \mapsto_{n} (\alpha, \not\subset false \not\supset)], n)}{(P \not\subset Bool \not\supset_{\alpha} Q, \mathcal{G}, m) \xrightarrow{(\tau, \emptyset)} (Q, \mathcal{G}[m \mapsto_{n} (\alpha, \not\subset false \not\supset)], n)} \text{ if } Bool = false$	

Figure 13: An instrumented operational semantics to generate CSP tracks

add nodes to both branches of the track alternatively, and thus, it needs to store the next reference to use in every branch of the choice. This is done by labeling choice operators with a tuple of the form (α, n_1, n_2) where α is the specification position of the choice operator; and n_1 and n_2 are respectively the references to be used in the left and right branches of the choice, and they are initialized to \bullet , a symbol used to express that the branch has not been evaluated yet. Therefore, the first time a branch is evaluated, we generate a new reference for this branch. For this purpose, function FirstEval is used:

$$\texttt{FirstEval}(\mathcal{G}, n, m, (\alpha, t)) \ = \ \left\{ \begin{array}{ll} (\mathcal{G}[m \mapsto (\alpha, t)], p) & \text{ if } n = \bullet \\ (\mathcal{G}, n) & \text{ otherwise} \end{array} \right.$$

This function checks whether this is the first time that the branch is evaluated (this only happens when the reference of this branch is empty, i.e., $n = \bullet$). In this case, the choice operator is added

Figure 14: An instrumented operational semantics to generate CSP tracks (cont.)

to \mathcal{G} . For instance, consider the following CSP specification:

$$\mathtt{MAIN} = \mathtt{P} \ \square \ \mathtt{SKIP}$$

$$P = SKIP$$

A call to process MAIN will leave $P \square$ SKIP in the control of a rewriting step (External Choice 1) like the following:

$$(\mathsf{EC1}) \xrightarrow{\qquad \qquad (\mathsf{P}, \mathcal{G}', 2) \xrightarrow{(\tau, \emptyset)} (\mathsf{SKIP}, \mathcal{G}'' = \mathcal{G}'[2 \underset{3}{\mapsto} (\mathsf{MAIN}, 1)], 3)} (\mathsf{EC1}) \xrightarrow{\qquad \qquad (\mathsf{P} \; \square_{((\mathsf{MAIN}, \Lambda), \bullet, \bullet)} \; \mathsf{SKIP}, \mathcal{G}, 1) \xrightarrow{(\tau, \emptyset)} (\mathsf{SKIP} \; \square_{((\mathsf{MAIN}, \Lambda), 3, \bullet)} \; \mathsf{SKIP}, \mathcal{G}'', 1)}$$

$$\text{where } \mathtt{FirstEval}(\mathcal{G}, \bullet, 1, ((\mathtt{MAIN}, \Lambda), \square)) \ = \ (\mathcal{G}' = \mathcal{G}[1 \underset{2}{\mapsto} ((\mathtt{MAIN}, \Lambda), \square)], 2).$$

Observe that, in the left control, the choice operator is labeled with $((MAIN, \Lambda), \bullet, \bullet)$. Therefore, it is evaluated for the first time, and thus, node $1 \mapsto ((MAIN, \Lambda), \square)$ is added to $\mathcal G$ by FirstEval. Note that 1 refers to the choice operator and 2 refers to the first node of the left branch (P). Note also that, in the right control, the left \bullet is replaced by the corresponding reference 3. We continue the evaluation with the following rewriting step (External Choice 3):

$$(\mathsf{SKIP}) \frac{}{(\mathsf{SKIP}, \mathcal{G}'', 3) \xrightarrow{(\checkmark, \emptyset)} (\Omega, \mathcal{G}''' = \mathcal{G}''[3 \underset{4}{\mapsto} (\mathsf{MAIN}, 1)], 4)}} \\ (\mathsf{EC3}) \frac{}{(\mathsf{SKIP} \; \Box_{((\mathsf{MAIN}, \Lambda), 3, \bullet)} \; \mathsf{SKIP}, \mathcal{G}'', 1) \xrightarrow{(\checkmark, \emptyset)} (\Omega, \mathcal{G}'', 4)}$$

where
$$FirstEval(\mathcal{G}'', 3, 3, ((MAIN, \Lambda), \square)) = (\mathcal{G}'', 3).$$

In this case, FirstEval does not modify the graph (\mathcal{G}'') because the left branch was already evaluated. This is known because the left reference of the choice operator is not a \bullet .

- (Conditional Choice 1 and 2) It is completely analogous to (Internal Choice) but the selection of the branch is deterministic and comes from the evaluation of the condition.
- (Sequential Composition 1 and 2) The first rule is used to evolve process P until it is finished. P is evolved to P' which is put into the control. When P successfully finishes (it becomes Ω), \checkmark happens. Then, (Sequential Composition 2) is used and Q is put into the control. The sequential composition operator; is added to the graph with successor p that is the reference to be used in the first node added in the subderivation associated with Q.
- (Synchronized Parallelism 1 and 2) In a synchronized parallel composition, both parallel processes can be intertwiningly executed until a synchronized event is found. Therefore, nodes from both processes can be added interwoven to the graph. Hence, each parallelism operator is labeled with a tuple of the form (α, n_1, n_2) as it happens with external choices.

These rules develop the branches of the parallelism until they are finished or until they must synchronize. In order to introduce the parallelism operator into the graph, function FirstEval is used, as in the external choice rules. For instance, consider the first rewriting step (Synchronized Parallelism 1) of Figure 15. The parallelism operator in the rewriting step $State\ 1$ is labeled with $((MAIN, \Lambda), \bullet, \bullet)$. Therefore, it is evaluated for the first time, and thus, in the left-hand side state of the rewriting step (Parameterized Process Call), node $1 \mapsto (MAIN, \Lambda)$ is added to G. Note that 1 refers to the parallelism operator and 2 refers to P(a), which is the first position in the left branch.

(Synchronized Parallelism 3) This rule is used to synchronize the parallel processes. In this case, both branches must perform a rewriting step with the same visible event. Each branch derivation has a non-empty set of references to events (Δ_1, Δ_2) to be synchronized (note that this is a set because

events belong to (possibly many nested) parallelisms). Observe that synchronized events can be pairwise different due to the occurrence of renaming. All references in the sets Δ_1 and Δ_2 are mutually linked with synchronization arcs ($\stackrel{a}{\longleftrightarrow}$). Both sets are finally joined to form the new set of synchronized events.

(Synchronized Parallelism 4) It is used when none of the parallel processes can proceed because they already successfully finished. In this case, the control becomes Ω indicating the successful termination of the synchronized parallelism. In the new state, the new (fresh) reference is r. This rule also adds to the graph the arcs from all the parents of the last references of each branch $(n_1 \text{ and } n_2)$ to r. Here, we use the notation $p \mapsto to$ add an arc from p to r. Note that the fact of generating the next reference in each rule allows (Synchronized Parallelism 4) to connect the final node of both branches to the next node. This simplifies other rules such as (Sequential Composition) that already has the reference of the node ready.

(Hiding 1, 2 and 3) (Hiding 1) is used to hide an event in P that belongs to the hiding set B. Events are hidden with τ . Because the event is hidden, it should not be synchronized by other rules; therefore, the set Δ is put to \emptyset . If the event does not belong to B then (Hiding 2) is used, and thus, it remains observable from outside. In both cases, the specification position of the hiding operator is replaced by \bullet (in the next state of the semantics, not in the specification) meaning that it has been already evaluated. This is used to ensure that the hiding operator is only added to the graph once. For this purpose, function FirstEval_{HR} is used:

$$\texttt{FirstEval}_{\texttt{HR}}(\mathcal{G}, (\alpha, t), m) \ = \left\{ \begin{array}{ll} (\mathcal{G}[m \underset{n}{\mapsto} (\alpha, t)], n) & \quad \text{if } \alpha \neq \bullet \\ (\mathcal{G}, m) & \quad \text{otherwise} \end{array} \right.$$

Function FirstEval_{HR} checks the specification position of the hiding operator. If it is not \bullet , then it is the first time that it is evaluated and thus it is added to the graph. (Hiding 3) is used to finish the process by placing Ω in the control and performing \checkmark .

(Renaming 1 and 2) It is completely analogous to the previous case, but here the event is not hidden, but replaced by another event in mapping \Re . Note in (Renaming 1) that, contrarily to (Hiding 1), the set Δ is passed down from the top rewriting step. This is done because an event a happened that has been added to Δ and it must be synchronized if required by another rule. Due to the renaming, other rules see a as b, so, if they try to synchronize b, they will use the reference of a included in Δ .

We illustrate this semantics with a simple example.

Example 7. Consider again the specification in Example 4. Figure 11(a) shows one possible derivation (excluding subderivations) for this example. Note that the underlined part corresponds to the additional rewriting steps performed by the tracking semantics. This derivation corresponds to the execution of the instrumented semantics with the initial state (MAIN_(MAIN,0), \emptyset , 0) shown in Figure 15. Here, for clarity, each computation step is labeled with the applied rule; in each state, $\mathcal G$ denotes the current graph. This computation corresponds to the execution of the right branch of the conditional choice (i.e., $b \to SKIP$). The final state is $(\Omega \parallel_{(MAIN,\Lambda),10,11)} \bot, \mathcal G', 1$). The final track $\mathcal G'$ computed for this execution is depicted in

Figure 11(b) where we can see that nodes are numbered with the references generated by the instrumented semantics. Note that nodes 10 and 11 were prepared by the semantics (arcs to them were produced) but never used because the subcomputations were stopped in STOP. Note also that the track contains all the parts of the specification executed by the semantics.

7. CORRECTNESS

In this section we prove the correctness of the tracking semantics by showing that (i) the computations performed by the tracking semantics are equivalent to the computations performed by the standard

$$(\mathsf{Process Call}) \xrightarrow{(\mathsf{MAIN},\emptyset,0)} \xrightarrow{(\tau,\theta)} State \ 1} \text{ where } \\ State \ 1 = (\mathsf{P(a)}) \parallel_{((\mathsf{MAIN},\Lambda),\bullet,\bullet)} (\mathsf{b} \to \mathsf{STOP}), \mathcal{G}[0 \mapsto (\mathsf{MAIN},0)], 1) \\ (\mathsf{PPC}) \xrightarrow{(\mathsf{P(a)},\mathcal{G}[1 \mapsto \mathsf{CMAIN},\Lambda)], 2)} \xrightarrow{(\tau,\theta)} (((\mathsf{a} \to \mathsf{SKIP}) \not< \mathsf{a} = \mathsf{c} \not> (\mathsf{b} \to \mathsf{SKIP}), \mathcal{G}[2 \mapsto \mathsf{CMAIN},1), \mathsf{P(a)})], 3)} \\ (\mathsf{SP 1}) \xrightarrow{(\mathsf{CC 2})} \xrightarrow{(\mathsf{CC 2})} \xrightarrow{(\mathsf{CC 2})} \underbrace{((\mathsf{a} \to \mathsf{SKIP}) \not< \mathsf{a} = \mathsf{c} \not> (\mathsf{b} \to \mathsf{SKIP}), \mathcal{G}[3 \mapsto \mathsf{CMAIN},1), \mathsf{G},\bullet)}_{((\mathsf{b} \to \mathsf{SKIP}) \not< \mathsf{a} = \mathsf{c} \not> (\mathsf{b} \to \mathsf{SKIP}), \mathcal{G}[3 \mapsto \mathsf{CMAIN},1), \mathsf{G},\bullet)}_{((\mathsf{CC 2})} \times \mathsf{State 2} = (((\mathsf{a} \to \mathsf{SKIP}) \not< \mathsf{a} = \mathsf{c} \not> (\mathsf{b} \to \mathsf{SKIP}), \mathcal{G}, 3) \xrightarrow{(\tau,\theta)}_{(\mathsf{b} \to \mathsf{SKIP},\mathcal{G}[3 \mapsto \mathsf{CMAIN},1), \mathsf{G},\bullet)}_{((\mathsf{b} \to \mathsf{SKIP}),\mathcal{G}(3 \mapsto \mathsf{CMAIN},1), \mathsf{G},\bullet)} \times \mathsf{State 3} \\ \mathsf{where } State \ 3 = (\mathsf{b} \to \mathsf{SKIP}) \parallel_{((\mathsf{CMAIN},\Lambda),\mathsf{A},\bullet)} (\mathsf{b} \to \mathsf{SKIP},\mathcal{G}[3 \mapsto \mathsf{CMAIN},\mathsf{CM$$

Figure 15: An example of computation with the tracking semantics in Fig. 13 and Fig. 14

semantics; and (ii) the graph produced by the tracking semantics is the track of the derivation. We also prove that the trace of a derivation can be automatically extracted from the track of this derivation. The proofs of these technical results can be found in Appendix A.

The first theorem shows that the computations performed with the tracking semantics are all and only the computations performed with the standard semantics. The only difference between them from an operational point of view is that the tracking semantics needs to perform one step when a STOP is evaluated (to add its specification position to the track) and then stops, while the standard semantics stops without performing any additional step.

We need first to define the concept of derivation strategy that is used to assure that the derivations with both semantics make the same decisions during a computation.

Definition 6 (Derivation strategy). A derivation strategy Ψ is a deterministic function that given a process to be evaluated (a control), and given an operational semantics \mathcal{O} , it returns one rule in \mathcal{O} to apply. We denote with \mathcal{D}_{Ψ} a derivation that uses the derivation strategy Ψ to deterministically select an appropriate rule in each step of the derivation.

Note that both the standard semantics (see Figure 8) and the tracking semantics (see Figure 13 and Figure 14) use the same control in all rules (except for STOP). Therefore, given a process P both semantics using the same derivation strategy will produce derivations with exactly the same number of rewriting steps (except for STOP), and the same sequences of controls.

We define now the conservativeness theorem.

Theorem 1 (Conservativeness). Let S be a CSP specification, P a process in S, and \mathcal{D}_{Ψ} and \mathcal{D}'_{Ψ} the derivations of P performed using the same derivation strategy Ψ with the standard semantics of CSP and with the tracking semantics, respectively. Then, the sequence of rules applied in \mathcal{D}_{Ψ} and \mathcal{D}'_{Ψ} is exactly the same except that \mathcal{D}'_{Ψ} performs one rewriting step more than \mathcal{D}_{Ψ} for each (sub)computation that finishes with STOP.

The second theorem states the correctness of the tracking semantics by ensuring that the graph produced is the track of the computation.

Theorem 2 (Semantics correctness). Let S be a CSP specification, D a derivation of S performed with the tracking semantics, and G the graph produced by D. Then, G is the track associated with D.

Our last result states that the trace of a derivation can be extracted from its associated track. To prove it, we define first an order on the event nodes of a track that corresponds to the order in which they were generated by the tracking semantics.

Definition 7. (Event node order) Given a track $\mathcal{G} = (N, E_c, E_s)$ and nodes $m, n \in N$ such that $l(m), l(n) \in \Sigma$, m is smaller than n, represented by $m \ll n$ iff m' < n' where $(m, m'), (n, n') \in E_c$.

Intuitively, an event node m is smaller than an event node n if and only if the successor of m has a reference smaller than the reference of the successor of n. The following lemma is also necessary to prove that the order in which events occur in a derivation is directly related with the order of Definition 7. In the following we consider an augmented version of derivation \mathcal{D} which includes the event fired by the application of the rule. So, we can represent derivation \mathcal{D} as $P_1 \overset{\Theta_1}{\underset{e_1}{\longleftarrow}} \dots \overset{\Theta_j}{\underset{e_j}{\longleftarrow}} P_{j+1}$.

Theorem 3 (Track correctness). Let S be a CSP specification, D a derivation of S produced by the sequence of events (i.e., the trace) $T = e_1, \ldots, e_m$, and G the track associated with D. Then, there exists a function f that extracts the trace T from the track G, i.e., f(G) = T.

8. IMPLEMENTATION

We have developed a tool called CSP-Tracker that implements a CSP interpreter with a tracker and a slicer. The interpreter executes a CSP specification and simultaneously produces the track associated with the performed derivation. Then, the user can specify a slicing criterion and the slice is automatically computed. CSP-Tracker incorporates mechanisms to produce coloured graphs that represent the tracks in a very intuitive way. CSP-Tracker implements the instrumented semantics in Figure 14, and thus it can generate the track of a (partial) derivation until it finishes or is stopped. In CSP-Tracker, both the tracking and slicing processes are completely automatic. Once the user has loaded a CSP specification, they can (automatically) produce a derivation and the tool internally generates the associated track. Then, the tool asks for the number of occurrence of the slicing criterion they are interested in. This information is enough to generate the slice. Both the track and the trace, and also the slice, can be stored in a file, or displayed in the screen by generating *Graphviz*⁹ graphs. Figure 16 shows a screenshot of an interface of the tool showing the track and the trace of the specification in Example 1.

8.1. Architecture of CSP-Tracker

The information collected by CSP-Tracker is *dynamic*, and thus the subsequent analyses performed are very precise. We would like to allow the user to combine this information with other analyses that already exist for CSP. Therefore, we have integrated CSP-Tracker with another tool called SOC [31] able to perform different *static* analyses such as static slicing. Both tools are complementary (SOC

⁹http://www.graphviz.org/




Figure 16: Track of a CSP specification produced by CSP-Tracker

generates static information while tracks provide dynamic information), and together can be useful, e.g., in debugging and program comprehension.

While SOC was implemented in Prolog, CSP-Tracker has been implemented in Erlang¹⁰. The election of Erlang was very conscious because Erlang is one of the most efficient languages for the use of multiple threads and parallelism [56, 13]; and it provides concurrent capabilities that enhance the execution of CSP specifications with the use of efficient message passing. In particular, with Erlang we can use truly concurrent processes to implement interleaving and synchronized parallelism.

All modules except the parser and the graph generator were implemented in Erlang. The CSP parser translates CSP to a Prolog representation that can be used by SOC. This parser is part of ProB [29, 30] which is one of the most extended IDE for CSP. Once CSP is translated to Prolog, we use a Prolog module to translate the resulting code to an Erlang structure. This last step does not imply any semantic transformation. This is just a change in the syntactic representation that is almost straightforward because the syntax of Erlang was initially based on Prolog, so there are many similarities between them.

 $^{^{10} {\}tt http://www.erlang.org/}$




Figure 17: CSP-Tracker's Architecture

Figure 17 summarizes the internal architecture of CSP-Tracker. In the figure, the dark rectangles represent modules that are described in the following:

- ProB's CSP parser: It translates a CSP specification into a Prolog representation. This Prolog structure acts as an intermediate language that is used by SOC to perform complementary static analyses. This module is in charge of assigning specification positions. While in the theoretical framework (for the sake of simplicity) we use natural numbers to represent specification positions, in the implementation we use lines and columns to identify literals which is much more convenient and useful for the programmer. This can be observed in Figure 18. For instance, node 5 with literal b has the specification position from (4,10) to (4,11); which means that b appears in the source code between columns 10 and 11 of line 4.
- Compiler Prolog-Erlang: It produces an Erlang representation equivalent to the Prolog structure.
- scheduler: This module initializes the other modules. First, it loads the Erlang code produced and then it creates all the Erlang processes needed by the tool. Finally, it starts the execution of the initial CSP process (by default MAIN) to generate the track. Once the track has been generated, it traverses the track from the slicing criterion to extract the slice.
- codeserver: This module specifies a process that runs uninterruptedly during the generation of the track. It behaves as a server that stores all the information about the code of the CSP processes. It waits for requests and serves them. A request is in fact a message that contains a process call. Then, codeserver returns a message containing the right hand side of the called process with the parameters substituted by the actual values of the arguments in the call.
- printer: This module also specifies a process that runs uninterruptedly and acts as a server. In this case, the requests contain information that should be used to print the trace of the execution or to generate the part of the track that represents the ongoing execution. To graphically show tracks, we use Graphviz.
- csp_process: This module creates one Erlang process for each CSP process in the specification. All created processes run in parallel and synchronize via message passing when needed. Each of these processes interacts with codeserver and printer to perform process calls and generate the graph when required. For instance, the execution of a prefixing a → P calls printer to print a in the shell, and then calls codeserver to create a new process that represents P.
- csp_parsing: This module is basically a library with common functionality for the other modules.
- csp_slicer: This module is in charge of mapping the slicing criterion to the track (i.e., identifying the corresponding node), and then traversing the track backwards from the slicing criterion to

collect the slice. How the programmer specifies the slicing criterion was one of the problems we faced. Given a CSP code, specifying the slicing criterion (i.e., one specific term, and a number) can be awkward for the programmer whether it is specified with specification positions or with line and column. We finally found a very easy solution that avoids the problem of manually identifying terms in the specification. The programmer can specify a slicing criterion by just placing a fresh channel (called slice) in the point of interest. Then, the tool asks for the desired occurrence of events of this channel. This is simple, and very powerful and expressive, because it allows the programmer to specify more than one point of interest, thus potentially focussing on any number of events of interest.

• csp_slicer_output: This module extracts a slice from the nodes collected in the track. The slice is composed of all specification positions of the nodes collected. This is useful for debugging, but useless, e.g., for program specialization, because these specification positions alone would produce a syntactically incorrect specification. Therefore, this module also replaces the gaps in the specification by STOP. Hence, two outputs are possible: (i) a non-executable part of the specification useful for debugging, or also (ii) a well-formed CSP specification able to produce the same computation until the slicing criterion is reached.

8.2. Using CSP-Tracker

CSP-Tracker is publicly available including its source code as a GitHub repository:

```
https://github.com/mistupv/csp_tracker
```

There is also a web interface useful to test the tool. It can be found at:

```
http://kaz.dsic.upv.es/csp_tracker.html
```

This section shows the use of CSP-Tracker's web interface with three illustrative scenarios. The first scenario shows a specification that successfully finishes, the second scenario shows the case where the program is deadlocked and the third shows the case where the program produces an infinite computation.

In the first scenario, we consider a simple modification of Example 3, where all STOP terms have been replaced by SKIP. This change makes the process finish successfully. We just load the first example and press the button Generate Track:

Creating the Erlang representation of the CSP file... \hdots ... Created.


```
-> START_TRACE
```

```
tau -> Call to process MAIN
tau -> Call to process P
a
tau
tau
tau
tick
```

<- FINISH_TRACE

Once the execution is finished, a file track.pdf is produced containing the track associated to the execution of the CSP specification. The track generated by CSP-Tracker for this example is shown in Figure 18.

During the execution, the trace produced is shown in the Log window. In the previous case, this trace was formed by both the internal and the external events fired by the semantics. This is



29

interesting for a programmer that wants to analyse the behavior of CSP from a semantic point of view. However, the conventional programmer is only interested in the usual trace, only formed by external events. This can be obtained by unchecking the option Show internal events?:

```
-> START_TRACE
a
<- FINISH_TRACE
```

Our second scenario is Example 1, that produces a deadlock. In this case, the tool automatically detects the deadlock and produces the trace until the deadlock happens. We have the following trace:

```
-> START_TRACE

a.s1
b.s2
b.s0
a.s1
b.s2
notvalid
<- STOPPED_TRACE (deadlock)
```

Our third scenario is Example 6 that produces an infinite loop. However, this is not a problem for the tracker, that can still run the specification and generate the track until it is stopped or a timeout is reached. We have the following trace:

```
-> START_TRACE
a
b
...
a
b
Timeout.
```

8.2.1. Selecting computations

CSP-Tracker uses the standard CSP semantics to produce computations. This means that computations are non-deterministic by construction. However, the user may be interested in some particular execution that she/he wants to reproduce (e.g., because it is buggy, or just to produce a slice and study one particular interleaving). There exist techniques to select a concrete computation using techniques such as forcing a path (see, e.g., [51]). One of them is to create a parallel synchronization of two processes: (i) a deterministic process that can only execute the desired trace (for instance, TRACE = a -> b -> SKIP), and (ii) the process that we want to behave as that trace.

Example 8. Consider again the non-deterministic CSP specification of the FSM in Figure 1:

```
channel a, b, s0, s1, s2

FSM0 = s0 -> (a -> FSM1 [] b -> FSM2)

FSM1 = s1 -> (a -> FSM1 [] b -> FSM2)

FSM2 = s2 -> (a -> FSM0 [] b -> FSM0)

By just adding the following two lines:

MAIN = (FSM0 || TRACE)

{s0,s1,s2,a,b}

TRACE = s0 -> b -> s2 -> a -> s0 -> SKIP

the specification becomes deterministic and it always produces the same trace: (s0,b,s2,a,s0)
```

9. EMPIRICAL EVALUATION

Once we have theoretically proved the correctness of the technique, in this section we conduct a series of experiments in order to evaluate the scalability of our implementation (CSP-Tracker). CSP-Tracker is an augmented CSP interpreter instrumented for tracking and, thus, it introduces an overhead in the computations when generating tracks. In the following, we evaluate the time needed to generate a collection of tracks, and the size of these tracks, to provide a precise and quantitative idea of the performance of the execution and track generation in practice.

For the evaluation, we selected a set of heterogeneous benchmarks from public CSP repositories. All of them have been previously used to test other CSP tools and techniques. The benchmarks have been collected from different repositories and articles ensuring that they (together) cover all the syntax, and also that they have a wide range of possible executions (finite executions and infinite executions with both finite and infinite nested parallelism). The source code of the benchmarks can be found at: https://github.com/mistupv/csp_tracker/tree/master/benchmarks. In each benchmark, we have included a header describing it and providing details about the authors and a reference to its source.

In order to evaluate the performance of our tool, we strictly followed the methodology proposed in [16, 50]. All benchmarks were executed in the same hardware configuration: Intel[®] Xeon[®] Processor E5504 (4 cores, 4M Cache, 2.00 GHz) with 16GB RAM. During the execution of the benchmarks all processes of the system except CSP-Tracker were stopped to avoid interference of external programs. Each benchmark was repeatedly executed 1001 times producing different derivations due to non-determinism.

As we can have infinite executions (e.g. livelock processes) we need a way to automatically stop them. For this reason, we use a timeout of 2 seconds. This threshold was selected, both in the experiments and in the web interface, because it is enough to produce long tracks composed of more than 1500 nodes. The good scalability of the tool permits to generate long Erlang computations composed of many parallel process in 2 seconds. In the web interface the threshold is also needed for security reasons, so that our server cannot be attacked with demands for infinite or very long computations. In the experiments, the threshold is useful to compare the track produced by different specifications (with different levels of complexity, number of parallel processes, and synchronizations, etc.) executed exactly the same time.

To ensure real independence, the first iteration was always discarded (to avoid influence of dynamically loaded libraries persisting in physical memory, data persisting in the disk cache, etc.). Thus, we obtained 1000 statistical values. Then, we computed the 0.99 confidence interval across the computed values from the different 1000 executions.

This process was repeated for the 10 benchmarks, and it produced the set of measures shown in Table 1. We computed both the arithmetic and the harmonic mean to study the effect of statistical dispersion, which was sufficiently low as to use the arithmetic mean in our table results.

In the tables, we use the notation $[a\ b\ c]$ that represents a symmetric 0.99 confidence interval between a and c with center in b. Each column in the tables has the following meaning: Benchmark is the name of the benchmark. CSP2Erlang is the time needed to compile the CSP program to an equivalent Erlang program, Generate track is the time needed to generate a track from the execution of the Erlang program (with a timeout of 2 seconds), and Total is the sum of the previous two measures. It represents the total amount of time needed by CSP-Tracker to produce the track from the execution of a CSP benchmark. #Nodes is the number of nodes that form the track. #Control Edges is the number of control edges that form the track. #Sync. Edges is the number of synchronization edges that form the track. Memory Size is the size in the hard disk of the track generated (stored as a .dot file). Times are measured in milliseconds and memory sizes are represented in Kilobytes.

In the tables we can see that generating a track is a very efficient task (less than 25 ms. in all cases). Of course, the total time depends on how long the computation is, but compilation from CSP to Erlang is one order of magnitud less than track generation in those cases where the threshold is reached. Regarding column Memory Size we can see that it is as an average lower than 85 KB, memory consumption is small even for big tracks (big number of nodes, and control and synchronization edges).

To study the trend rate of the track growth, we performed experiments with bigger timeouts and progressively measured the size of the track until we had enough data to approximate the cost function. This is shown in Figure 19(a). This figure shows a very similar growing rate for the three examples

Table 1: Benchmark results showing CSP-Tracker performance

Benchmark	CSP2Erlang (ms)	Generate Track (ms)	Total (ms)
ABP.csp	[201.87 202.91 203.94]	[2005.99 2006.34 2006.70]	[2208.16 2209.25 2210.34]
ATM.csp	[314.66 315.97 317.28]	[314.19 374.21 434.23]	[630.17 690.18 750.19]
Buses.csp	[125.52 126.30 127.09]	[0.88 0.89 0.89]	[126.40 127.19 127.97]
CPU.csp	[181.06 181.82 182.59]	[8.85 8.92 8.98]	[189.97 190.74 191.51]
Disk.csp	[185.86 186.89 187.92]	[23.12 23.21 23.29]	[209.07 210.10 211.13]
Loop.csp	[126.19 127.09 127.98]	[2006.55 2006.90 2007.26]	[2133.02 2133.99 2134.96]
Oven.csp	[203.84 204.82 205.79]	[33.98 37.10 40.22]	[238.64 241.92 245.20]
ProdCons.csp	[127.77 128.55 129.33]	[2006.54 2006.88 2007.22]	[2134.59 2135.43 2136.27]
ReadWrite.csp	[143.40 144.26 145.12]	[2005.10 2005.45 2005.80]	[2148.76 2149.71 2150.65]
Traffic.csp	[158.56 159.43 160.29]	[6.43 6.93 7.42]	[165.34 166.35 167.36]
Average	[176.87 177.80 178.73]	[841.16 847.68 854.20]	[1018.41 1025.49 1019.76]

(a) Execution time results

Benchmark	#Nodes	#Control Edges	#Sync. Edges
ABP.csp	[1505.61 1506.17 1506.73]	[1130.49 1130.91 1131.33]	$[_{172.61} \ 172.72 \ _{172.84}]$
ATM.csp	[364.09 405.64 447.19]	[242.64 269.10 295.57]	[58.10 65.57 73.04]
Buses.csp	[22.00 22.00 22.00]	[15.00 15.00 15.00]	[3.00 3.00 3.00]
CPU.csp	[87.43 87.76 88.09]	$[_{62.02} \ 62.23 \ _{62.44}]$	$[9.21 \ 9.27 \ 9.33]$
Disk.csp	[148.50 148.74 148.98]	[101.68 101.83 101.98]	$[21.91 \ 21.95 \ 22.00]$
Loop.csp	[1537.53 1538.34 1539.14]	[924.11 924.59 925.08]	[305.94 306.10 306.27]
Oven.csp	[157.16 163.37 169.59]	[109.56 113.59 117.63]	[53.12 55.74 58.35]
ProdCons.csp	[1535.43 1536.09 1536.75]	[922.38 922.77 923.17]	[305.70 305.84 305.98]
ReadWrite.csp	[1475.85 1476.56 1477.28]	[1030.85 1031.45 1032.06]	$[221.62 \ 221.89 \ 222.16]$
Traffic.csp	[61.18 64.37 67.56]	[43.01 45.01 47.01]	$[4.72 \ 5.12 \ 5.52]$
Average	[689.478 694.90 _{700.33}]	[458.17 461.65 465.13]	$[_{115.59} \ 116.72 \ _{117.85}]$

(b) Track size results

Benchmark	Memory Size (Kbytes)
ABP.csp	[172.98 173.05 173.11]
ATM.csp	[42.61 47.56 52.51]
Buses.csp	[2.43 2.43 2.43]
CPU.csp	[9.59 9.63 9.67]
Disk.csp	[16.72 16.74 16.77]
Loop.csp	[191.42 191.53 191.63]
Oven.csp	[20.03 20.86 21.69]
ProdCons.csp	[189.44 189.53 189.61]
ReadWrite.csp	[171.57 171.66 171.76]
Traffic.csp	[6.44 6.79 70.30]
Average	[82.32 82.98 83.63]

(c) Memory size results


shown. As in the other experiments, in the three cases the result shown is the average of repeating the experiment 1000 times.

The function described in the figure is $y = x^{1/2}$, which corresponds to a polynomial (sublinear) cost. Therefore, if we measure the relation between the size of the graph and the runtime (which corresponds to the track generation speed), we get Figure 19(b). In this case, the function obtained is similar to $y = x^{-1/2}$. The interpretation of these figures is that the generation of the track slows down (less nodes are generated by unit of time) as the system becomes more complex (i.e., with more processes, more synchronizations, etc.).


The interested reader has available the web interface (http://kaz.dsic.upv.es/csp_tracker) with several already prepared examples to test the tool and its performance.

10. CONCLUSIONS

This work introduces the first semantics of CSP instrumented for tracking. Tracks contain the complete trace of an execution enhanced with additional information about source positions. Moreover, tracks are graphs that explicitly show what events happen sequentially, and what events happen in parallel. One of the results of this article (Theorem 3) allows us to extract a trace from a track. Therefore, our instrumented semantics is interesting because it can serve as a reference mark to define and prove properties of analyses based on both, traces and tracks. The execution of the tracking semantics produces (as a side effect) the track of the computation. This track is generated step by step by the semantics, and thus, it



(a) Track size with respect to runtime



(b) Track growth rate with respect to runtime

Figure 19: Trend rate of the track growth

can be also used to produce a track of an infinite computation until it is stopped. The generated track can be useful not only for tracking computations but for debugging and program comprehension. Because our tracks include the specification positions associated with the expressions appearing in them, they could be used to analyse what parts of the program are actually executed (and in what order) in a particular computation. Also, this information allows a track viewer tool to highlight the parts of the code that are executed at each step. On the practical side, we have implemented a tool called CSP-Tracker able to automatically generate the tracks of a CSP specification. It also includes the first dynamic slicer for CSP. It is based on tracks, and it allows the programmer to select a (set of) point in the specification or in the track, and automatically extract the part of the specification needed to reach this point.

References

- [1] Abdallah, A.E., Jones, C.B., Sanders, J.W. (eds.): Communicating Sequential Processes. LNCS, vol. 3525. Springer, Heidelberg (2005)
- [2] Brassel, B., Hanus, M., Huch, F., Vidal, G.: A Semantics for Tracing Declarative Multi-paradigm Programs. In: Moggi, E., Warren, D.S. (eds.), 6th ACM SIGPLAN Int'l Conf. on Principles and Practice of Declarative Programming (PPDP'04), pp. 179–190. ACM, New York, NY, USA (2004)
- [3] Broadfoot, G.H., Hopcroft, P.J.: A Paradigm Shift in Software Development. In: Proceedings of Embedded World Conference, Nuremberg (2012)
- [4] Brown, N.C.C. and Smith, M.L.: Representation and Implementation of CSP and VCR Traces. In: Welch, P.H., Stepney et al. (eds.) The thirty-first Communicating Process Architectures Conference (CPA'08), Concurrent Systems Engineering Series, vol. 66, pp. 329–345. (2008)
- [5] Brückner, I., Wehrheim, H.: Slicing an Integrated Formal Method for Verification. In: Lau, K.K., Banach, R. (eds.) ICFEM 2005. LNCS, vol. 3785, pp. 360–374. Springer, Heidelberg (2005)
- [6] Brückner, I., Wehrheim, H.: Slicing CSP-OZ Specifications for Verification. Technical report, SFB/TR 14 AVACS (2005) Accessible via http://www.avacs.org/
- [7] Callahan, D. and Sublok, J.: Static Analysis of Low-level Synchronization. In: 1988 ACM SIGPLAN and SIGOPS workshop on Parallel and Distributed Debugging (PADD'88), pp. 100–111. ACM (1988)
- [8] Carter, J.D., Gardner, W.B.: A Formal CSP Framework for Message-Passing HPC Programming. In: IEEE Canada 19th Annual Canadian Conference on Electrical and Computer Engineering (CCECE 2006), pp. 944-948. (2006)
- [9] Carvalho, G., Falcão, D., Mota, A., Sampaio, A.: A Process Algebra Based Strategy for Generating Test Vectors from SCR Specifications. In: 15th Brazilian Symposium on Formal Methods: Foundations and Applications (SBMF'12). LNCS, vol. 7498, pp. 67–82. Springer, Heidelberg (2012)
- [10] Chitil, O.: A Semantics for Tracing. In: Arts, T., Mohnen, M. (eds.) 13th Int'l Workshop on Implementation of Functional Languages (IFL'01), pp. 249–254. Ericsson CSL (2001)
- [11] Chitil, O., Runciman, C., Wallace, M.: Transforming Haskell for Tracing. In: Peña, R., Arts, T. (eds.) IFL 2002, Revised Selected Papers. LNCS, vol. 2670, pp. 165–181. Springer, Heidelberg (2003)
- [12] Chitil, O., Lou, Y.: Structure and Properties of Traces for Functional Programs. Electronic Notes in Theoretical Computer Science (ENTCS). 176(1), 39–63 (2007)
- [13] Diaz, J., Muñoz-Caro, C., Niño, A. A Survey of Parallel Programming Models and Tools in the Multi and Many-Core Era. IEEE Trans. on Parallel and Distributed Systems. 23(8), 1369–1386 (2012)
- [14] Ferrante, J., Ottenstein, K.J., Warren, J.D.: The Program Dependence Graph and its Use in Optimization. ACM Transactions on Programming Languages and Systems. 9(3), 319–349 (1987)
- [15] Gibson-Robinson, T., Armstrong, P., Boulgakov, A., Roscoe, A.W.: FDR3 A Modern Model Checker for CSP. In: Tools and Algorithms for the Construction and Analysis of Systems. LNCS, vol.8413, pp. 187–201. Springer, Heidelberg (2014)
- [16] Georges, A., Buytaert, D., Eeckhout, L.: Statistically Rigorous Java Performance Evaluation. In: Proceedings of the 22nd Annual ACM SIGPLAN Conference on Object-Oriented Programming Systems and Applications (OOPSLA'07), pp. 57–76. ACM, NY, USA (2009)
- [17] Goswami, D. and Mall, R.: Fast Slicing of Concurrent Programs. In: Banerjee, P., Prasanna, V.K. and Sinha, B.P. (eds.) 6th Int'l Conf. on High Performance Computing (HiPC'99). LNCS, vol. 1745, pp. 38–42. Springer, Heildeberg (1999)

- [18] Gruian, F., Schoeberl, M.: Hardware support for CSP on a Java chip multiprocessor. Microprocessors and Microsystems Embedded Hardware Design. 37(4-5), 472–481 (2013)
- [19] Gunter, E.L., Yasmeen, A., Gunter, C.A., Nguyen, A.: Specifying and Analyzing Workflows for Automated Identification and Data Capture. In: 42nd Hawaii Int'l Conf. on System Sciences (HICSS'09), pp. 1–11. IEEE Computer Society (2009)
- [20] Hall, R.J.: Automatic Extraction of Executable Program Subsets by Simultaneous Dynamic Program Slicing. Automated Software Engineering. 2(1), 33–53. Kluwer Academic Publishers (1995)
- [21] Hoare, C.A.R.: Communicating Sequential Processes. Prentice-Hall, Upper Saddle River, NJ, USA (1985)
- [22] Jeong, H.Y., Hong, B.H.: CSP Based E-Learning Model in Cloud Computing Environment. In: T.-h. Kim et al. (eds.) Computer Applications for Graphics, Grid Computing, and Industrial Environment (GDC/IESH/CGAG'12), CCIS, vol. 351, pp. 110–117. Springer, Heildeberg (2012)
- [23] Jeong, H.Y., Hong, B.H.: CSP Based Relation Structure for Social Network Service. In: T.-h. Kim et al. (eds.) Computer Applications for Software Engineering, Disaster Recovery, and Business Continuity (ASEA/DRBC'12), CCIS, vol. 340, pp. 163–170. Springer, Heildeberg (2012)
- [24] Kavi, K.M., Sheldon, F.T., Shirazi, B., Hurson, A.R.: Reliability analysis of CSP specifications using Petri nets and Markov processes. In: 28th Annual Hawaii Int'l Conf. on System Sciences (HICSS'95), vol. 2 (Software Technology), pp. 516–524. IEEE Computer Society, Washington, DC, USA (1995)
- [25] Krinke, J.: Context-Sensitive Slicing of Concurrent Programs. ACM SIGSOFT Software Engineering Notes. 28(5) (2003)
- [26] Krinke, J.: Barrier Slicing and Chopping. In: 3rd IEEE Int'l Workshop on Source Code Analysis and Manipulation (SCAM'03), pp. 81–87. IEEE Computer Society, Washington, DC, USA (2003)
- [27] Ladkin, P., Simons, B.: Static Deadlock Analysis for CSP-Type Communications. Responsive Computer Systems (Chapter 5), Kluwer Academic Publishers (1995)
- [28] Lecomte, T., Burdy, L., Leuschel, M.: Formally Checking Large Data Sets in the Railways. CoRR abs/1210.6815 (2012)
- [29] Leuschel, M., Butler, M.: ProB: an automated analysis toolset for the B method. Journal of Software Tools for Technology Transfer. 10(2), 185–203 (2008)
- [30] Leuschel, M., Falampin, J., Fritz, F., Plagge, D.: Automated property verification for large scale B models with ProB. Formal Aspects of Computing. 23(6), 683-709 (2011)
- [31] Leuschel, M., Llorens, M., Oliver, J., Silva, J., Tamarit, S.: SOC: a Slicer for CSP Specifications. In: Puebla, G., Vidal, G. (eds.) 2009 ACM SIGPLAN Symposium on Partial Evaluation and Semantics-based Program Manipulation (PEPM'09), pp. 165–168. ACM, New York, NY, USA (2009)
- [32] Leuschel, M., Llorens, M., Oliver, J., Silva, J., Tamarit, S.: Static Slicing of Explicitly Synchronized Languages. Information and Computation. 214, 10–46 (2012)
- [33] Li, J., He, J., Zhu, H., Pu, G.: Modeling and Verifying Web Services Choreography Using Process Algebra. In: 31st IEEE Software Engineering Workshop (SEW'07), pp. 256–268. IEEE Computer Society (2007)
- [34] Li, L., Gunter, E.L., Mansky, W.: Symbolic Semantics for CSP. Computer Science Research and Tech Reports (2013)
- [35] Llorens, M., Oliver, J., Silva, J., Tamarit, S.: A Tracking Semantics for CSP. In: 10th Int'l Conf. on Mathematics of Program Construction (MPC 2010). LNCS, vol. 6120, pp. 248–270. Springer, Heildeberg (2010)

- [36] Lowe, G.: Breaking and Fixing the Needham-Schroeder Public-Key Protocol Using FDR. In: Margaria, T., Steffen, B. (eds.), Second Int'l Workshop Tools and Algorithms for Construction and Analysis of Systems (TACAS'96). LNCS, vol. 1055, pp. 147–166. Springer, Heidelberg (1996)
- [37] McInnes, A.I: Modeling and Analysis of TinyOS Sensor Node Firmware: a CSP Approach. ACM Trans. on Embedded Computing Systems, vol. 12(1), pp. 5:1–5:23. ACM, New York, USA (2011).
- [38] Milner, R.: A Calculus of Communicating Systems. LNCS, vol. 92. Springer, Berlin (1980)
- [39] Milner, R.: Communication and Concurrency. Prentice Hall (1989)
- [40] Moran, M., Heather, J., Schneider, S.: Verifying Anonymity in Voting Systems Using CSP. Formal Aspects of Computing, pp. 1–36. Springer-Verlag (2012)
- [41] O'Halloran, C.: Session II-A: Verification and Validation/High-Assurance Systems Acceptance-Based Assurance. In: 26th IEEE/ACM Int'l Conf. on Automated Software Engineering (ASE'01), pp. 63. IEEE Computer Society (2001)
- [42] Palikareva, H., Ouaknine. J., Roscoe, A.W.: SAT-solving in CSP trace refinement. Science of Computer Programming. 77, 10–11 (2012)
- [43] Roscoe, A.W.: The Theory and Practice of Concurrency. Prentice Hall, Upper Saddle River, NJ, USA (2005)
- [44] Roscoe, A.W.: The pursuit of buffer tolerance. Unpublished manuscript (2005) Obtainable from web.comlab.ox.ac.uk/oucl/work/bill.roscoe/publications/106.pdf
- [45] Roscoe, A.W.: Confluence thanks to extensional determinism. In: Proceedings of Bertinoro meeting on Concurrency, BRICS 2005. Revised version, publication reference ENTCS 1336 (2006)
- [46] Roscoe, A.W.: Understanding Concurrent Systems. Springer-Verlag, London (2010)
- [47] Saifhashemi, A., Beerel, P. A.: High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog. In: The 28th Communicating Process Architectures Conf. (CPA'05), pp. 275–288. IOS Press (2005)
- [48] Silva, J.: A vocabulary of program slicing-based techniques. ACM Computing Surveys. 44(3)-num.12 (2012)
- [49] Smith, M.L. Focusing on traces to link VCR and CSP. In: East, J.M., Welch, P., Duce, D., and Green, M. (eds.), The 27th Communicating Process Architectures Conference (CPA'04), pp. 353–360. IOS Press (2004)
- [50] Souilah, I., Francalanza, A., Sassone, V.: A Formal Model of Provenance in Distributed Systems. In: First Works. on Theory and Practice of Provenance (TAPP'09), pp. 1–11. USENIX Assoc. (2009)
- [51] Taylor R.N., Levine D.L., Kelly C.D.: Structural testing of concurrent programs. IEEE Transactions on Software Engineering. 18(3), 206–215 (1992)
- [52] The Go Project. Language Design FAQ: Why build concurrency on the ideas of CSP? https://golang.org/doc/faq#csp. Retrieved on March 2016.
- [53] Tip, F.: A survey of program slicing techniques. Journal of Programming Languages. 3, 121–189 (1995)
- [54] Wang, X.: Maximal Confluent Processes. In: Application and Theory of Petri Nets. LNCS vol. 7347, pp. 188–207. Springer, Heidelberg (2012)
- [55] Weiser, M.D.: Program Slicing. IEEE Transactions on Software Engineering. 10(4), 352–357 (1984)
- [56] Zhao, X., Jamali, N.: Supporting Deadline Constrained Distributed Computations on Grids. In: 12th IEEE/ACM Int'l Conf. on Grid Computing (GRID'11), pp. 165–172. IEEE Computer Society (2011)

Note for the reviewers: The following appendix has been only included to ease the reviewing process, and it will not be part of the final paper. In case of acceptance, this appendix will be published as a technical report so that the interested reader will have public access to it.

Appendix A. Proofs of Technical Results. CORRECTNESS.

In this section we prove the correctness of the tracking semantics by showing that (i) the computations performed by the tracking semantics are equivalent to the computations performed by the standard semantics; and (ii) the graph produced by the tracking semantics is the track of the derivation. We also prove that the trace of a derivation can be automatically extracted from the track of this derivation.

The first theorem shows that the computations performed with the tracking semantics are all and only the computations performed with the standard semantics. The only difference between them from an operational point of view is that the tracking semantics needs to perform one step when a STOP is evaluated (to add its specification position to the track) and then stops, while the standard semantics stops without performing any additional step.

We need first to define the concept of derivation strategy that is used to assure that the derivations with both semantics make the same decisions during a computation.

Definition 6. (Derivation strategy) A derivation strategy Ψ is a deterministic function that given a process to be evaluated (a control), and given an operational semantics \mathcal{O} , it returns one rule in \mathcal{O} to apply. We denote with \mathcal{D}_{Ψ} a derivation that uses the derivation strategy Ψ to deterministically select an appropriate rule in each step of the derivation.

Note that both the standard semantics (see Figure 8) and the tracking semantics (see Figure 13 and Figure 14) use the same control in all rules (except for STOP). Therefore, given a process P both semantics using the same derivation strategy will produce derivations with exactly the same number of rewriting steps (except for STOP), and the same sequences of controls.

We define now the conservativeness theorem.

Theorem 1 (Conservativeness). Let S be a CSP specification, P a process in S, and \mathcal{D}_{Ψ} and \mathcal{D}'_{Ψ} the derivations of P performed using the same derivation strategy Ψ with the standard semantics of CSP and with the tracking semantics, respectively. Then, the sequence of rules applied in \mathcal{D}_{Ψ} and \mathcal{D}'_{Ψ} is exactly the same except that \mathcal{D}'_{Ψ} performs one rewriting step more than \mathcal{D}_{Ψ} for each (sub)computation that finishes with STOP.

Proof. Firstly, rule (STOP) of the tracking semantics is the only rule that is not present in the standard semantics. When a STOP is reached in a derivation, the standard semantics stops the (sub)computation because no rule is applicable. In the tracking semantics, when a STOP is reached in a derivation, the only rule applicable is (STOP) which performs τ and puts \bot in the control:

$$\overline{(\mathtt{STOP}_\alpha,\mathcal{G},m)\xrightarrow[]{(\tau,\emptyset)}(\bot,\mathcal{G}[m\underset{n}{\mapsto}\alpha],n)}$$

Then, the (sub)computation is stopped because no rule is applicable for \bot . Therefore, when the control in the derivation is STOP, the tracking semantics performs one additional rewriting step with rule (STOP).

The claim follows from the fact that both semantics have exactly the same number of rules except for rule (STOP), and these rules have the same control in all the states of the rules (thus the tracking semantics is a conservative extension of the standard semantics). Therefore, all derivations in both semantics have exactly the same number of steps and they are composed of the same sequences of rewriting steps except for (sub)derivations finishing with STOP where the tracking semantics performs one rewriting step more (applying rule (STOP)).

The second theorem states the correctness of the tracking semantics by ensuring that the graph produced is the track of the computation. To prove this theorem, the following lemmas are used.

Lemma 1. Let S be a CSP specification, D a complete derivation of S performed with the tracking semantics, and G the graph produced by D. Then, for each prefixing $(co \to P)$ in the control of the left state of a rewriting step in D, we have that Pos(co) and $Pos(\to)$ are nodes of G and $Pos(\to)$ is the successor of Pos(co).

Proof. If a prefixing $co \to P$ is in the control of the left state of a rewriting step, following the tracking semantics, only the rule (Prefixing) can be applied. By definition of this rule (see Figure 14), m is the reference of the current node in \mathcal{G} . Rule (Prefixing) adds two new nodes to the graph: n and p. The node m is labeled with the specification position of complex object co and has successor n. The node n is labeled with the specification position of operator \to and has parent m and successor p (a fresh reference). Therefore, we have that $\mathcal{P}os(co)$ and $\mathcal{P}os(\to)$ are nodes of \mathcal{G} and $\mathcal{P}os(\to)$ is the successor of $\mathcal{P}os(co)$.

Lemma 2. Let S be a CSP specification and D a derivation of S performed with the tracking semantics. Then, it holds that last'(R) = last'(R') for each rewriting step $R \xrightarrow{\Theta} R'$ in D with $R' \neq \Omega$ and $R' \neq \bot$.

Proof. We prove this lemma by induction on the length of Θ . In the base case, Θ is empty, and thus only the rules (Process Call), (Prefixing), (Internal Choice 1 and 2), (Conditional Choice 1 and 2) and (Synchronized Parallelism 4) can be applied. In all cases, the lemma holds trivially by the definition of last'. We assume as the induction hypothesis that the lemma holds for a non-empty Θ_i with i > 0 rewriting steps; and prove that the lemma also holds for a Θ_{i+1} with i+1 rewriting steps. We can assume that $\Theta_{i+1} = R \stackrel{\Theta'}{\leadsto} R'$, thus, we have to prove that the lemma holds for any possible R and R'. The possible cases are the following:

(External Choice 1 and 2) This case is trivial because the specification positions of R and R' are the same. Hence, last'(R) = last'(R').

(External Choice 3 and 4) Both cases are similar. Thus, we only discuss (External Choice 3). In the case of (External Choice 3), $last'(P_1 \square P_2) = last'(P_1)$. This rule puts P' in the control, and we know by the induction hypothesis that $last'(P_1) = last'(P')$ and, thus, the lemma holds.

(Sequential Composition 1) This case is analogous to (External Choice 1 and 2).

(Sequential Composition 2) last'(P;Q) = last'(Q). Therefore the lemma holds trivially by the definition of last'.

(Synchronized Parallelism 1, 2 and 3) It is the same case as (External Choice 1 and 2).

(Hiding 1 and 2) This case is similar to (External Choice 1 and 2). Note that the loss of the specification position (it is \bullet in R') is only used as a flag to add nodes to the graph; but it does not have any influence on the derivation.

(Renaming 1) It is completely analogous to the previous case.

Lemma 3. Let S be a CSP specification, D a complete derivation of S performed with the tracking semantics, and G the graph produced by D. Then, for each sequential composition (P;Q) in the control of the left state of a rewriting step in D, we have that last'(P) and Pos(;) are nodes of G and Pos(;) is the successor of all the elements of the set last'(P) whenever P has successfully finished.

Proof. If a sequential composition (P;Q) is in the left state of the control of a rewriting step, following the tracking semantics, only the rules (Sequential Composition 1) and (Sequential Composition 2) can be applied. (Sequential Composition 1) is only used to evolve process P until it is finished. The application of this rule is only possible with any event except \checkmark , remaining the sequential composition operator in the control. (Sequential Composition 2) can only be used when \checkmark happens and thus Ω is left in the control.

Therefore, when P has successfully finished evolving to Ω and with n as the new reference, (Sequential Composition 2) is applied. This rule adds to the graph a new node n labeled with the specification position of; that has successor p (a fresh reference). Therefore, we have that Pos(;) is a node of \mathcal{G} and Pos(;) is

the successor of the node m. Then, we have to prove that last'(P) is a set of nodes of the graph added before P successfully finished with reference n and its successor is p.

We prove this claim by induction on the length of the derivation $P \stackrel{\Theta_0}{\leadsto} \dots \stackrel{\Theta_n}{\leadsto} \Omega$, $n \ge 0$. The base case happens when the last rewriting step of the derivation is done leaving Ω in the control. Only these rules can be used:

- (SKIP) In this case, $m \mapsto \mathtt{SKIP}$ is added to $\mathcal G$ and n is the new reference. Because $last'(\mathtt{SKIP}) = \{\mathtt{SKIP}\}$, therefore, the claim follows.
- (External Choice 3) Here, $last'(P_1 \square P_2) = last'(P_1)$. This rule puts P' in the control which is Ω by the conditions of the lemma. Therefore, there must be at least one SKIP, which is last'(P), at the top of Θ_n because we know that the derivation successfully finishes and thus Θ_n is finite.
- (External Choice 4) It is analogous to the previous case, but here $last'(P_1 \square P_2) = last'(P_2)$.
- (Synchronized Parallelism 4) $last'(P_1 || P_2) = last'(P_1) \cup last'(P_2)$. The parents of the last nodes of P_1 and P_2 are connected to the new reference r. Therefore the claim follows.
- (Hiding 3) In this case, because $last'(P \setminus B) = last'(P)$ and P is put in the control of the left state in the rewriting step of the precondition which must be reduced to Ω performing \checkmark , the claim follows by the recursive application of one of these six rules.
- (Renaming 2) It is completely analogous to the previous case.

The induction hypothesis states that for all rewriting step $R \stackrel{\Theta}{\leadsto} R', R' \neq \Omega$ in the derivation $Q \stackrel{\Theta_0}{\leadsto} \dots \stackrel{\Theta_n}{\leadsto} \Omega, n \geq 0$ where $P \stackrel{\Theta'}{\leadsto} Q \in \mathcal{D}$, last'(P) is put in the control of a further rewriting step of the derivation together with its reference.

Then, we prove that this also holds for the previous rewriting step $R_0 \stackrel{\Theta''}{\leadsto} R$. Only the rules that do not perform \checkmark could be applied (because \checkmark puts Ω in the control of the right state and now, we are not considering the final rewriting step).

- (STOP) This rule could not be applied because it puts \bot in the control. There is no rule for \bot thus, if applied, P could not successfully finished.
- (Process Call), (Prefixing), (Internal Choice 1 and 2) and (Conditional Choice 1 and 2) In these rules R is put in the control of the final state together with its reference. We know by Lemma 2 that $last'(R_0) = last'(R)$ thus, the claim follows by the induction hypothesis.
- (External Choice 1 and 2) Both rules keep the process in the control and the same references, thus the claim follows by the induction hypothesis.
- (External Choice 3 and 4) In this case, $last'(P_1 \square P_2) = last'(P_1)$. This rule puts P' in the control, and we know by Lemma 2 that $last'(P_1) = last'(P')$, thus the lemma holds by the induction hypothesis.
- (Sequential Composition 1 and 2) We know that P successfully finished, thus (Sequential Composition 1) is applied a number of times before (Sequential Composition 2), that puts Q in the control. We know that last'(P;Q) = last'(Q) thus, the claim holds by the induction hypothesis.
- (Synchronized Parallelism 4) $last'(P_1||P_2) = last'(P_1) \cup last'(P_2)$. The parents of the last nodes of P_1 and P_2 are connected to the new reference r. Therefore the claim follows.
- (Hiding 3) In this case, because $last'(P \setminus B) = last'(P)$ and P is put in the control of the condition state which must be reduced to Ω performing \checkmark , the claim follows by the recursive application of one of these rules.
- (Renaming 2) It is completely analogous to the previous case.

In the following lemma, for the sake of clarity, we use an extended notion of rewriting step where each state is represented with a pair that includes the process to be evaluated and the reference to the current node in the graph. Extended rewriting steps are represented with $(P, m) \stackrel{\Theta}{\leadsto} (P', m')$.

Lemma 4. Let S be a CSP specification, \mathcal{D} a complete derivation of S performed with the tracking semantics, and G the graph produced by \mathcal{D} . Then, for each extended rewriting step in \mathcal{D} of the form $(P,m) \stackrel{\Theta}{\leadsto} (P',m')$ which is not associated with (Synchronized Parallelism 4) we have that a node for first(P) is added to G with reference m.

Proof. We prove the lemma for each rule.

- (SKIP), (STOP), (Prefixing), (Process Call), (Parameterized Process Call), (Internal Choice 1 and 2) and (Conditional Choice 1 and 2) A node for first(P) (in these rules, α) is added to \mathcal{G} with reference m.
- (External Choice 1, 2, 3 and 4) and (Synchronized Parallelism 1, 2 and 3) In these rules, the node associated with first(P) (α here) could be included or not, depending on whether it has been included by another rewriting step. If it is already included, it is due to the specification position of the previous expression in the control is the same as P, and its associated rewriting step or another one has added it. Otherwise, function FirstEval is called and it includes the node for P with reference m, since n is equal to \bullet .
- (Hiding 1, 2 and 3) and (Renaming 1 and 2) The proof for these rules is similar to the one for rules of external choice and synchronized parallelism, but here function $\mathtt{FirstEval}_{\mathtt{HR}}(\mathcal{G},(\alpha,\backslash B),m)$ is called and it adds to \mathcal{G} the node for P with reference m because the label α is distinct from \bullet .
- (Sequential Composition 1 and 2) In both rules, the node for first(P) is included by a rewriting step in Θ . All possible rewriting steps must apply one of these previous rules, and thus, the claim recursively follows.

Lemma 5. Let S be a CSP specification, D a complete derivation of S performed with the tracking semantics, and G the graph produced by D. Then, for each rewriting step in D of the form $R_i \stackrel{\Theta_i}{\leadsto} R_{i+1}$ we have that:

- 1. E_c contains an arc $\mathcal{P}os(R_i) \mapsto \mathcal{P}os(first(R'))$ where $R' \stackrel{\Theta'}{\leadsto} R'' \in \Theta_i$ and $R_i \Rightarrow first(R')$, and
- 2. if $R_i \Rightarrow first(R_{i+1})$ then E_c contains an arc $Pos(R_i) \mapsto Pos(first(R_{i+1}))$.

Proof. We prove each claim separately:

- 1. Firstly, we know that Θ cannot be empty. Therefore, rules (SKIP), (STOP), (Process Call), (Prefixing), (Internal Choice 1 and 2), (Conditional Choice 1 and 2) and (Synchronized Parallelism 4) could not be applied. Moreover, (Sequential Composition) could never be applied because if R_i is of the form P;Q, then the unique possible case is that $\mathcal{P}os(P;Q)\Rightarrow\mathcal{P}os(Q)$ (by Definition 2). And Q can only be in the control of the right state; hence, Q cannot appear in Θ . Then the only applicable rules are (External Choice) or (Synchronized Parallelism).
 - Let us consider extended rewriting steps $(R', m') \stackrel{\Theta'}{\leadsto} (R'', m'') \in \Theta_i$. First, we have to prove that a node with the specification position of R_i is included in the graph and the reference of its successor node is put in each m' of Θ_i . In rules (External Choice) and (Synchronized Parallelism) it is done using function FirstEval. The references associated with the selected branches of the operator must be \bullet , i.e., the branches have not been developed until now in the derivation. Otherwise, by Definition 2, there is no possible control flow between R_i and R'. In this case, if the corresponding reference is \bullet , then FirstEval adds to $\mathcal G$ the specification position of R_i and the reference of the successor node is put in all possible m'.
- 2. In this case, R_i cannot be neither a SKIP nor a STOP, because $\mathcal{P}os(R_i) \not\Rightarrow \mathcal{P}os(R_{i+1})$ (Ω or \bot , respectively) by Definition 2. Process R_i cannot be a parallelism because $\mathcal{P}os(R_i) \not\Rightarrow \mathcal{P}os(R_{i+1})$ (itself or Ω).
 - If R_i is an external choice we have two possibilities. If we apply (External Choice 1 or 2) then R_i and R_{i+1} have the same specification position and thus, by Definition 2, no control flow is possible. If we apply (External Choice 3 or 4) the control cannot pass from R_i to R_{i+1} , because R_{i+1} is different to $first(R_i.1)$ or $first(R_i.2)$. This is due to the fact that the nodes associated with these positions have

necessarily been added to \mathcal{G} by the rewriting step Θ_i or by a previous rewriting step on derivation \mathcal{D} . Therefore, process R_i must be a process call, a prefixing, an internal choice, a conditional choice or a sequential composition. If it is a sequential composition, rule (Sequential Composition 1) cannot be applied because in this case R_i and R_{i+1} have the same specification position. Therefore, only (Sequential Composition 2) can be applied.

We now prove that the application of any of remaining rules (Process Call), (Prefixing), (Internal Choice 1 and 2), (Conditional Choice 1 and 2), and (Sequential Composition 2) satisfies the property.

Let $(R_i, n_i) \stackrel{\Theta_i}{\leadsto} (R_{i+1}, n_{i+1})$ be an extended rewriting step. In all the rules, a node labeled α is added to \mathcal{G} (except in (Prefixing) where is β) and the position of its successor is placed as n_{i+1} . Furthermore, we know by Lemma 4 that a node for $\mathcal{P}os(first(R_{i+1}))$ is included in the next rewriting step in the derivation $(R_{i+1}, n_{i+1}) \stackrel{\Theta_{i+1}}{\leadsto} (R_{i+2}, n_{i+2})$ having associated position n_{i+1} . Note here again that Lemma 4 excludes rule (Synchronized Parallelism 4) but in this case both branches must be already in \mathcal{G} by a previous application of (Synchronized Parallelism 1, 2 or 3).

Lemma 6. Let S be a CSP specification, D a derivation of S performed with the tracking semantics, and G the graph produced by D. Then, there exists a synchronization arc $(a \leftrightarrow a')$ in G for each synchronization in D where a and a' are the nodes of the synchronized events.

Proof. We prove this lemma by induction on the length of the derivation $\mathcal{D}=R_0\overset{\Theta_0}{\leadsto}R_1\overset{\Theta_1}{\leadsto}\dots\overset{\Theta_n}{\leadsto}R_{n+1}$. We can assume that the derivation starts with the initial configuration (MAIN_(MAIN,0), \emptyset , 0), thus in the base case, the only rule applicable is (Process Call) or (Parameterized Process Call) and hence no synchronization is possible. We assume as the induction hypothesis that there exists a synchronization arc $(a \leftrightarrow a') \in \mathcal{G}$ for each synchronization in $R_0\overset{\Theta_0}{\leadsto}\dots\overset{\Theta_{i-1}}{\leadsto}R_i$ with $0 < i \le n$ and prove that the lemma also holds for the next rewriting step $R_i\overset{\Theta_i}{\leadsto}R_{i+1}$.

Firstly, only (Synchronized Parallelism 3) allows the synchronization of events. Therefore, only if R_i is a synchronizing parallelism, or if a (Synchronized Parallelism 3) is applied in Θ_i , $(a \leftrightarrow a') \in \mathcal{G}$. Then, let us consider the case where $\stackrel{\Theta_i}{\leadsto}$ is the application of rule (Synchronized Parallelism 3). This proof is also valid in the case where (Synchronized Parallelism 3) is applied in Θ_i . We have the following rewriting step:

$$\begin{split} &\frac{RewritingStep_1}{(P_1 \mathbin{\parallel}_{(\alpha,n_1,n_2)} P_2, \mathcal{G}, m)} \xrightarrow{(a,\Delta_1 \cup \Delta_2)} (P_1' \mathbin{\parallel}_{(\alpha,n_1'',n_2'')} P_2', \mathcal{G}'', m)}{(P_1' \mathbin{\parallel}_{X} (\alpha,n_1'',n_2'')} P_2', \mathcal{G}'', m)} \\ &\text{with } a \in X \\ &\text{and where } \mathcal{G}'' = \mathcal{G}_1'' \cup \mathcal{G}_2'' \cup \{s_1 \stackrel{a}{\longleftrightarrow} s_2 \mid s_1 \in \Delta_1 \wedge s_2 \in \Delta_2\} \\ &\wedge RewritingStep_1 = (P_1, \mathcal{G}_1', n_1') \xrightarrow{(a,\Delta_1)} (P_1', \mathcal{G}_1'', n_1'') \\ &\wedge (\mathcal{G}_1', n_1') = \texttt{FirstEval}(\mathcal{G}, n_1, m, (\alpha, \parallel))_X \\ &\wedge RewritingStep_2 = (P_2, \mathcal{G}_2', n_2') \xrightarrow{(a,\Delta_2)} (P_2', \mathcal{G}_2'', n_2'') \\ &\wedge (\mathcal{G}_2', n_2') = \texttt{FirstEval}(\mathcal{G}, n_2, m, (\alpha, \parallel)) \end{split}$$

Because (Prefixing) is the only rule that performs an event a without further conditions, we know that P_1 must be a prefixing operator or a process containing a prefixing operator whose prefix is a, i.e., we know that the rule applied in $RewritingStep_1$ is fired with an event a; and we know that all the rules of the semantics except (Prefixing) need to fire another rule with an event a as a condition. Therefore, at the top of the condition rules, there must be a (Prefixing). The same happens with P_2 . Hence, two prefixing rules (one for P_1 and one for P_2) have been fired as a condition of this rule.

In addition, the new graph \mathcal{G}'' contains the synchronization set $\{s_1 \overset{a}{\longleftrightarrow} s_2 \mid s_1 \in \Delta_1 \land s_2 \in \Delta_2\}$ where Δ_1 and Δ_2 are the sets of references to the events that must synchronize in $RewritingStep_1$ and $RewritingStep_2$, respectively.

Hence, we have to prove that all and only the references to event a (that must synchronize in $RewritingStep_1$) are in Δ_1 . We prove this by showing that all references to the synchronized events are propagated down by all rules from the (Prefixing) in the top to the (Synchronized Parallelism 3). The proof is analogous for $RewritingStep_2$.

The possible rules applied in $(P_1, \mathcal{G}'_1, n') \xrightarrow{(a, \Delta_1)} (P'_1, \mathcal{G}''_1, n''_1)$ are:

(Prefixing) In this case, the set Δ_1 only contains the reference to event a.

(Synchronized Parallelism 3) In this case, the sets Δ_1 and Δ_2 are joined and propagated down.

(External Choice 3 and 4), (Sequential Composition 1), (Synchronized Parallelism 1 and 2), (Hiding 1 and 2), (Renaming 1) In these cases, the set Δ is propagated down.

Therefore, all the synchronized events are in the set Δ_1 and the claim follows.

Theorem 2 (Semantics correctness). Let S be a CSP specification, D a derivation of S performed with the tracking semantics, and G the graph produced by D. Then, G is the track associated with D.

Proof. In order to prove that $\mathcal{G} = (N, E_c, E_s)$ is a track, we need to prove that it satisfies the properties of Definition 5. For each $R \stackrel{\Theta}{\leadsto} R' \in \mathcal{D}$ and for all rewriting steps in Θ we have

- 1. E_c contains a control-flow arc $a \mapsto a'$ iff $a \Rightarrow a'$ with respect to \mathcal{D} . This is ensured by the three clauses of Definition 4:
 - by Lemma 1, if R is a prefixing $(a \to P)$, then E_c contains an arc $\mathcal{P}os(a) \mapsto \mathcal{P}os(\to)$;
 - by Lemma 3, if R is a sequential composition (Q; P), then E_c contains an arc $\forall p \in last'(Q)$, $\mathcal{P}os(p) \mapsto \mathcal{P}os(;)$;
 - by Lemma 5, if $R \Rightarrow first(R'')$ where $R'' \stackrel{\Theta'}{\leadsto} R''' \in \Theta$, then E_c contains an arc $\mathcal{P}os(R) \mapsto \mathcal{P}os(first(R''))$; and if $R \Rightarrow first(R')$ then E_c contains an arc $\mathcal{P}os(R) \mapsto \mathcal{P}os(first(R'))$; and
- 2. by Lemma 6, E_s contains a synchronization arc $a \leftrightarrow a'$ for each synchronization occurring in the rewriting step where a and a' are the synchronized events.

Moreover, we know that the only nodes in N are the nodes induced by E_c and E_s because all the nodes inserted in \mathcal{G} are inserted by connecting the new node to the last inserted node (i.e., if the current reference is m and the new fresh reference is n, then the new node is always inserted as $\mathcal{G}[m \mapsto_n \alpha]$). Hence, all nodes are related by control or synchronization arcs and thus the claim holds.

Our last result states that the trace of a derivation can be extracted from its associated track. To prove it, we define first an order on the event nodes of a track that corresponds to the order in which they were generated by the tracking semantics.

Definition 7. (Event node order) Given a track $\mathcal{G} = (N, E_c, E_s)$ and nodes $m, n \in N$ such that $l(m), l(n) \in \Sigma$, m is smaller than n, represented by $m \ll n$ iff m' < n' where $(m, m'), (n, n') \in E_c$.

Intuitively, an event node m is smaller than an event node n if and only if the successor of m has a reference smaller than the reference of the successor of n. The following lemma is also necessary to prove that the order in which events occur in a derivation is directly related with the order of Definition 7. In the following we consider an augmented version of derivation \mathcal{D} which includes the event fired by the application of the rule. So, we can represent derivation \mathcal{D} as $P_1 \overset{\Theta_1}{\underset{e_1}{\longleftrightarrow}} \dots \overset{\Theta_j}{\underset{e_j}{\longleftrightarrow}} P_{j+1}$.

Lemma 7. Given a derivation $\mathcal{D} = P_1 \overset{\Theta_1}{\underset{e_1}{\longleftrightarrow}} \dots \overset{\Theta_j}{\underset{e_j}{\longleftrightarrow}} P_{j+1}$ of the tracking semantics, and the track $\mathcal{G} = (N, E_c, E_s)$ produced by \mathcal{D} , then $\forall e_i \in \Sigma, 1 \leq i \leq j$,

- $\exists n \in N \text{ such that } l(n) = e_i, \text{ and }$
- $\exists (n, n') \in E_c \text{ such that } n' = n + 1.$

Proof. In order to prove this lemma, we prove first that any rewriting step $P_i \overset{\Theta_i}{\underset{e_i}{\smile}} P_{i+1}$ in \mathcal{D} , $1 \leq i \leq j$, with $e_i \in \Sigma$ is a prefixing or it performs a prefixing in Θ_i . This can be easily proved by showing that the rewriting step is either a prefixing (thus $\Theta_i = \emptyset$), or Θ_i has a prefixing as the top rewriting step. We prove it by induction on the length of Θ_i .

In the base case, $\Theta_i = \emptyset$. This case happens when the rule applied is a prefixing, thus the claim follows trivially. We assume as the induction hypothesis that the claim follows for a Θ_i with a depth of n. And we prove the claim for a depth of n+1 by case analysis. The only possible rules applied in the rewriting step at depth n of Θ_i are:

- (External Choice 3 and 4), (Synchronized Parallelism 1 and 2), (Sequential Composition 1) and (Hiding 2) In these rules the nth rewriting step of Θ_i contains a single rewriting step whose event is also e_i . Moreover, this rewriting step (the nth+1 rewriting step of Θ_i) must be a prefixing, because it is the only applicable rule with an event e_i and with a $\Theta = \emptyset$. Hence, the claim follows.
- (Synchronized Parallelism 3) In this case, the nth+1 rewriting step of Θ_i is formed by two different rewriting steps, and both of them must be a prefixing whose associated event is being synchronized. Otherwise, the depth of Θ_i would be greater than n+1 and, thus, the claim also follows in this case.

Now, both conditions hold trivially from the fact that the prefixing rule adds n to N with label $l(n) = e_i = \alpha$, and it also adds the prefixing operator (\rightarrow) to N as the successor of n.

Therefore, Lemma 7 ensures that the order of Definition 7 corresponds to the order in which the semantics generates the nodes, because each event is added to the graph together with a new fresh reference for the prefixing operator. Since references are generated incrementally, the occurrence of an event e will generate a reference which is less than the reference generated with a posterior event e'. With this order, we can easily define a transformation to extract a trace from a track based on the following proposition:

Proposition 1. Given a track $\mathcal{G} = (N, E_c, E_s)$, the trace induced by \mathcal{G} is the sequence of events $T = e_1, \ldots, e_m$ that labels the associated sequence of nodes $T' = n_1, \ldots, n_m$ (i.e., $\forall e_i \in T, n_i \in T', 1 \leq i \leq m, l(n_i) = e_i$ and $e_i \in \Sigma$) where:

- 1. $\forall n_i \in T', \ 0 < i < m, \ n_i \ll n_{i+1}$.
- 2. $\forall n \in N \text{ such that } l(n) \in \Sigma, \text{ if } (\not\exists n' \in N \mid (n, n') \in E_s), \text{ then } n \in T'.$
- 3. $\forall n \in N \text{ such that } l(n) \in \Sigma, \text{ if } (\forall n' \in N \mid (n, n') \in E_s \land n' \ll n), \text{ then } n \in T'.$

Proof. We consider a derivation $\mathcal{D} = P_1 \overset{\Theta_1}{\underset{e'_1}{\longleftrightarrow}} \dots \overset{\Theta_j}{\underset{e'_k}{\longleftrightarrow}} P_{j+1}$. Note that $e'_1, \dots, e'_k \neq e_1, \dots, e_m$ because the former contains events in $\{\tau, \checkmark\}$. Then, we have that the trace is the subsequence of e'_1, \dots, e'_k that only

includes events of Σ . We will represent this subsequence with $\mathcal{E} = e'_j, \ldots, e'_{j'}$ with $0 \le j \le j' \le k$. Then, we have to show that $T = \mathcal{E}$. The proposition follows trivially from the fact that the sequence T follows the order of nodes imposed by Definition 7, and this order is the same order of the events that form the sequence \mathcal{E} as stated by Lemma 7.

Theorem 3 (Track correctness). Let S be a CSP specification, D a derivation of S produced by the sequence of events (i.e., the trace) $T = e_1, \ldots, e_m$, and G the track associated with D. Then, there exists a function f that extracts the trace T from the track G, i.e., f(G) = T.

Proof. Proposition 1 allows to trivially define a function f such that $f(\mathcal{G}) = T$ being \mathcal{G} the track of a derivation \mathcal{D} , and being T the trace of the same derivation. For a track $\mathcal{G} = (N, E_c, E_s)$ we have that

$$f((n:ns), E_c, E_s) = \begin{cases} \{f((ns), E_c, E_s)\} & \text{if } (\exists n' \in N | (n, n') \in E_s \land n \ll n') \\ (l(n): f((ns), E_c, E_s)) & \text{otherwise} \end{cases}$$

where list (n:ns) corresponds to the set $\{n \in N \mid l(n) \in \Sigma\}$ ordered with respect to order \ll of Definition 7.